



CMS8S589x series

Reference Manual

Enhanced flash memory 8-bit 1T 8051 microcontroller

Rev. 1.0.6

Please be reminded about following CMS's policies on intellectual property

* Cmsemicron Limited(denoted as 'our company' for later use) has already applied for relative patents and entitled legal rights. Any patents related to CMS's MCU or other products is not authorized to use. Any individual, organization or company which infringes our company's intellectual property rights will be forbidden and stopped by our company through any legal actions, and our company will claim the lost and required for compensation of any damage to the company.

* The name of Cmsemicron Limited and logo are both trademarks of our company.

* Our company preserve the rights to further elaborate on the improvements about products' function, reliability and design in this manual. However, our company is not responsible for any usage about this manual. The applications and their purposes in this manual are just for clarification, our company does not guarantee that these applications are feasible without further improvements and changes, and our company does not recommend any usage of the products in areas where people's safety is endangered during accident. Our company's products are not authorized to be used for life-saving or life support devices and systems.our company has the right to change or improve the product without any notification, for latest news, please visit our website: www.mcu.com.cn

Table of content

CMS8S589x series	2
1. Central processing unit (CPU)	11
1.1 Reset vector (0000H)	11
1.2 BOOT Partition	11
1.3 Accumulator (ACC)	13
1.4 B register (B)	13
1.5 Stack pointer register (SP)	13
1.6 Data pointer register (DPTR0/DPTR1)	14
1.7 Data pointer selection register (DPS)	14
1.8 Program status register (PSW)	15
1.9 Program counter (PC)	15
1.10 Timing access register (TA)	16
2. Memory and register map	17
2.1 Program memory APROM.....	17
2.2 Non-volatile data storage Data FLASH	18
2.3 Program memory BOOT	18
2.4 General data memory RAM.....	19
2.5 General external data register XRAM.....	21
2.6 Special function register SFR.....	22
2.7 External special function register XSFR.....	23
3. Reset.....	29
3.1 Power-on reset.....	29
3.2 External Reset.....	31
3.3 LVR Low voltage reset.....	32
3.4 Watchdog reset	33
3.5 Window Watchdog Reset	34
3.6 Software Reset.....	34
3.7 CONFIG state protection reset	34
3.8 Power-on configuration monitoring reset	34
4. Clock Structure	35
4.1 System Clock Structure	35
4.2 Related Registers.....	36
4.2.1 Oscillator Control register CLKDIV	36
4.2.2 Function clock control register	37
5. Power management.....	38
5.1 Power Management register PCON	38
5.2 Power Monitoring register LVDCON	39
5.3 IDLE idle mode.....	40
5.4 STOP sleep mode	40
5.4.1 Wake up from Sleep Mode	40
5.4.2 Wake-up wait state.....	41
5.4.3 Sleep wake-up time.....	41
5.4.4 Reset operation in Sleep mode	41
5.4.5 Sleep power consumption in debug mode	41

5.4.6 Sleep mode application: example	42
6. Interrupt.....	43
6.1 Interrupt Overview	43
6.2 External interrupt.....	44
6.2.1 INT0/INT1 interrupt	44
6.2.2 GPIO interrupt.....	44
6.3 Interrupt and sleep wake-up.....	44
6.4 Interrupt Register.....	45
6.4.1 Interrupt Mask Register	45
6.4.2 Interrupt Priority Control register	49
6.4.3 Interrupt flag register	52
6.4.4 Clear operation of interrupt flag.....	57
6.4.5 Special interrupt flag in debug mode.....	58
7. I/O port.....	59
7.1 GPIO function.....	59
7.1.1 PORTx data register Px	59
7.1.2 PORTx direction register PxTRIS.....	59
7.1.3 PORTx Open Drain control register PxOD	60
7.1.4 PORTx pull-up resistor control register PxUP	60
7.1.5 PORTx pull-down resistor control register PxRD	60
7.1.6 PORTx Drive current control register PxDR	60
7.1.7 PORTx Slope control register PxSR	61
7.1.8 PORTx data input selection register PxDS.....	61
7.2 Multiplexed function.....	62
7.2.1 Port Multiplexing Configuration Register Function	62
7.2.2 Port input function allocation register	65
7.2.3 Port external interrupt control register	67
7.2.4 Reuse function application note	67
8. Watch Dog Timer	68
8.1 Overview	68
8.2 Related registers	68
8.2.1 Watchdog control register WDCON.....	68
8.2.2 Watchdog overflow control register CKCON	70
8.3 The WDT Interrupt.....	71
8.3.1 Interrupt Mask interrupt EIE2	71
8.3.2 Interrupt priority control register EIP2.....	72
9. Window watchdog timer (WWDT)	73
9.1 Overview	73
9.2 Related Register.....	73
9.2.1 WWDT control register WWCON0	73
9.2.2 WWDT control register WWCON1	74
9.2.3 WWDT Compare RegisterWWCMPD	74
9.3 WWDT Interrupt and sleep mode wake-up.....	75
9.3.1 Interrupt Priority control register EIP3	75
9.4 Function Description.....	76
10. Timer 0/1	77
10.1 Overview	77
10.2 Related Register.....	78
10.2.1 Timer0/1 Mode Register TMOD	78

10.2.2 Timer0/1 control register TCON	78
10.2.3 Timer0 Data Register Low bit TL0	79
10.2.4 Timer0 Data Register high bit TH0	79
10.2.5 Timer1 Data Register low bit TL1	79
10.2.6 Timer1 Data Register high bit TH1	80
10.2.7 Function Clock control register CKCON	80
10.3 Timer0/1 Interrupt	81
10.3.1 Interrupt mask register IE	81
10.3.2 Interrupt Priority control register IP	82
10.3.3 Timer0/1、INT0/1 Interrupt flag register TCON	83
10.4 Timer0 working mode	84
10.4.1 T0-Mode 0 (13-bit timer/counting mode)	84
10.4.2 T0-Mode 1 (16-bit timer/counting mode)	84
10.4.3 T0 - Mode 2 (8-bit auto reload timer / counter mode)	85
10.4.4 T0-Mode 3 (two independent 8-bit timers/counters)	85
10.5 Timer1 working mode	86
10.5.1 T1-Mode 0 (13-bit timer/counting mode)	86
10.5.2 T1-Mode 1 (16-bit timer/counting mode)	86
10.5.3 T1-Mode 2 (8-bit auto-reload timer/counting mode)	87
10.5.4 T1-Mode 3 (stop counting)	87
11. Timer2	88
11.1 Overview	88
11.2 Related Register	89
11.2.1 Timer2 control register T2CON	89
11.2.2 Timer2 Data Register low bit TL2	89
11.2.3 Timer2 Data Register High bit TH2	90
11.2.4 Timer2 compare/capture/auto-reload register low bit RLDL	90
11.2.5 Timer2 compare/capture/auto-reload register high bit RLDH	90
11.2.6 Timer2 compare/capture channel1 Register low bit CCL1	90
11.2.7 Timer2 compare/capture channel1 Register High bit CCH1	90
11.2.8 Timer2 compare/capture channel2 Register low bit CCL2	91
11.2.9 Timer2 compare/capture channel2 Register high bit CCH2	91
11.2.10 Timer2 compare/capture channel3 Register low bit CCL3	91
11.2.11 Timer2 compare/capture channel3 Register high bit CCH3	91
11.2.12 Timer2 compare/capture control register CCEN	92
11.3 Timer2 Interrupt	93
11.3.1 Interrupt Related Register	93
11.3.2 Timer Interrupt	97
11.3.3 External trigger Interrupt	97
11.3.4 Compare interrupt	97
11.3.5 Capture interrupt	97
11.4 Timer2 function description	98
11.4.1 Timing mode	98
11.4.2 Reload Mode	98
11.4.3 Gated timing mode	99
11.4.4 Event counting mode	99
11.4.5 Comparison mode	99
11.4.6 Capture mode	102
12. Timer 3/4 (Timer3/4)	104
12.1 Overview	104
12.2 Related Register	104

12.2.1 Timer3/4 control register T34MOD	104
12.2.2 Timer3 Data Register low bit TL3	105
12.2.3 Timer3 Data Register high bit TH3	105
12.2.4 Timer4 Data Register low bit TL4	105
12.2.5 Timer4 Data Register high bit TH4	105
12.3 Timer3/4 Interrupt.....	106
12.3.1 Interrupt mask register EIE2.....	106
12.3.2 Interrupt Priority control register EIP2	107
12.3.3 Peripheral Interrupt flag register EIF2	108
12.4 Timer3 working mode	109
12.4.1 T3-Mode 0 (13-bit timer mode).....	109
12.4.2 T3-Mode 1 (16-bit timing mode).....	109
12.4.3 T3-Mode 2 (8-bit auto-reload timing mode).....	110
12.4.4 T3-Mode 3 (two separate 8-bit timers)	110
12.1 Timer4 working mode	111
12.1.1 T4-Mode 0 (13-bit timing mode)	111
12.1.2 T4-Mode 1 (16-bit timing mode)	111
12.1.3 T4- Mode 2 (8-bit auto-reload timing mode).....	112
12.1.4 T4-Mode 3 (stop counting)	112
13. LSE Timer (LSE_Timer)	113
13.1 Overview	113
13.2 Related Register.....	113
13.2.1 LSE Timer Data Register low 8 bit LSECRL.....	113
13.2.2 LSE Timer Data Register high 8 bit LSECRH.....	113
13.2.3 LSE Timer control register LSECON	114
13.3 Interrupt and sleep wakeup	115
13.4 Function description	116
14. Wake up Timer (WUT)	117
14.1 Overview	117
14.2 Related Register.....	117
14.2.1 WUTCRH Register.....	117
14.2.2 WUTCRLRegister	117
14.3 Function description	118
15. Baud rate timer (BRT)	119
15.1 Overview	119
15.2 Related Register.....	119
15.2.1 BRT module control register BRTCON	119
15.2.2 BRT timer data load low 8-bit Register BRTDL	119
15.2.3 BRT timer data load high 8 bits register BRTDH	119
15.3 Function Description.....	120
16. Buzzer driver (BUZZER)	121
16.1 Overview	121
16.2 Related Register.....	121
16.2.1 BUZZER control register BUZCON	121
16.2.2 BUZZER frequency control register BUZDIV	121
16.3 Function description	122
17. Enhanced PWM Module	123

17.1	Overview	123
17.1.1	Function	123
17.1.2	Feature.....	123
17.2	Configuration	124
17.2.1	Functional Block Diagram	124
17.2.2	Functional description of individual modules	124
17.2.3	Related IO Port Description.....	126
17.3	Enhanced PWM operation	127
17.3.1	Load-update mode	127
17.3.2	Single counting mode.....	128
17.3.3	Edge alignment mode	129
17.3.4	Center alignment mode.....	131
17.3.5	Complementary mode with dead band.....	133
17.3.6	Brake and Recovery Function	135
17.3.7	InterruptFunction	137
17.4	PWMRelated Register.....	138
17.4.1	PWM control register PWMCON	138
17.4.2	PWM output enable control register PWMOE	139
17.4.3	PWM0/1clock prescaler control register PWM01PSC	139
17.4.4	PWM2/3 clock prescaler control register PWM23PSC	139
17.4.5	PWM4/5 clock prescaler control register PWM45PSC	140
17.4.6	PWM clock division control register PWMnDIV(n=0-5)	140
17.4.7	PWM data load enable control register PWMLOADEN	140
17.4.8	PWM output Polarity control register PWMPINV	141
17.4.9	PWM Counter Mode control register PWMCNTM	141
17.4.10	PWM counter enable control register PWMCNTE	141
17.4.11	PWM counter mode control register PWMCNTCLR	142
17.4.12	PWM Period Data Register Low 8 bit PWMPnL (n=0-5)	142
17.4.13	PWM Period Data Register high 8 bit PWMPnH (n=0-5)	142
17.4.14	PWM compare Data Register low 8 位 PWMDnL (n=0-5)	142
17.4.15	PWM compare Data Register high 8 bit PWMDnH (n=0-5).....	143
17.4.16	PWM down compare Data Register low 8 bit PWMDDnL (n=0-5).....	143
17.4.17	PWM down compare Data Register high 8 bit PWMDDnH (n=0-5)	143
17.4.18	PWM dead band control register PWMDTE	143
17.4.19	PWM0/1 Dead time delay Data Register PWM01DT	144
17.4.20	PWM2/3 Dead time delay Data Register PWM23DT	144
17.4.21	PWM4/5 Dead time delay Data Register PWM45DT	144
17.4.22	PWM mask control register PWMMASKE	144
17.4.23	PWM mask Data Register PWMMASKD	145
17.4.24	PWM brake control register PWMFBKC	145
17.4.25	PWM brake Data Register PWMFBKD	146
17.4.26	PWM brake recovery control register PWMBRKKC	146
17.4.27	PWM delayed recovery Data Register low 8 bit PWMBRKRDTL	147
17.4.28	PWM delayed recovery Data Register high 2 bit PWMBRKRDTH	147
17.5	PWM InterruptRelated Register.....	148
17.5.1	Interrupt mask register EIE2.....	148
17.5.2	Interrupt Priority control register EIP2	149
17.5.3	PWM Period Interrupt mask register PWMPIE	149
17.5.4	PWM Zero Interrupt mask register PWMZIE	150
17.5.5	PWM Up Compare Interrupt mask register PWMUIE	150
17.5.6	PWM Down Compare Interrupt mask register PWMDIE	150
17.5.7	PWM Period Interrupt Flag RegisterPWMPIF	150
17.5.8	PWM Zero Interrupt Flag RegisterPWMZIF	151

17.5.9 PWM Up Compare Interrupt Flag RegisterPWMUIF	151
17.5.10 PWM Down Compare Interrupt Flag RegisterPWMDIF	151

18. SPI module 152

18.1 Overview	152
18.2 SPI port configuration	153
18.3 SPI hardware description	154
18.4 SPIRelated Register	155
18.4.1 SPI control register SPCR	155
18.4.2 SPI Data Register SPDR	155
18.4.3 SPI slave device selection control register SSCR	156
18.4.4 SPI status RegisterSPSR	156
18.5 SPI master mode	157
18.5.1 Write conflict error	158
18.6 SPI slave mode	159
18.6.1 Addressed error	159
18.6.2 Write conflict error	160
18.7 SPI clock control logic	161
18.7.1 SPI clock phase and polarity control	161
18.7.2 SPI transmission format	161
18.7.3 CPHA=0 Transmission Format	161
18.7.1 CPHA=1 transmission format	162
18.8 SPI data transmission	163
18.8.1 SPI transmission start	163
18.8.2 SPI transmission ends	163
18.9 SPI timing diagram	164
18.9.1 Master mode transmission	164
18.9.1 Slave mode transmission	164
18.10 SPI Interrupt	165
18.10.1 Interrupt mask register EIE2	165
18.10.2 Interrupt Priority control register EIP2	166
18.10.3 Peripheral Interrupt flag registerEIF2	167

19. I²C module 168

19.1 overview	168
19.2 I ² C port configuration	169
19.3 I ² C master mode	169
19.3.1 I ² C master mode timing period Register	169
19.3.2 I ² C master mode control and status Register	170
19.3.3 I ² C slave address Register	173
19.3.4 I ² C master mode sending and receiving Data Register	173
19.4 I ² C slave mode	174
19.4.1 I ² C self address Register I2CSADR	174
19.4.2 I ² C slave mode control and status RegisterI2CSCR/I2CSSR	175
19.4.3 I ² C slave mode to send and receive buffer Register I2CSBUF	176
19.5 I ² C Interrupt	177
19.5.1 Interrupt mask register EIE2	177
19.5.2 Interrupt Priority control register EIP2	178
19.5.3 Peripheral Interrupt flag registerEIF2	179
19.6 I ² C Slave Mode Transmission Mode	180
19.6.1 Single reception	180
19.6.2 Single Transmission	181
19.6.3 Continuous reception	181

19.6.4 Continuous transmission	182
20. UARTn module	183
20.1 overview	183
20.2 UARTn port configuration	183
20.3 UARTn baud rate	184
20.3.1 Baud rate clock source	184
20.3.2 Baud rate calculation	184
20.3.3 Baud Rate Error	185
20.4 UARTn Register	187
20.4.1 UART0/1 baud rate selection Register FUNCCR	187
20.4.2 UARTn Buffer Register SBUFn	187
20.4.3 UART control register SCONn	188
20.4.4 PCON Register	189
20.5 UARTn Interrupt	190
20.5.1 Interrupt mask register IE	190
20.5.2 Interrupt Priority control register IP	191
20.6 UARTn mode	192
20.6.1 Mode 0-synchronous mode	192
20.6.2 Mode 1-8 bit asynchronous mode (variable baud rate)	192
20.6.3 Mode 2-9 bit asynchronous mode (fixed baud rate)	193
20.6.4 Mode 3-9 bit asynchronous mode (variable baud rate)	193
21. Analog-to-digital converter (ADC)	194
21.1 overview	194
21.2 ADC configuration	195
21.2.1 Port Configuration	195
21.2.2 Channel Selection	195
21.2.3 ADC reference voltage	195
21.2.4 Clcok Conversion	196
21.2.5 Result Format	196
21.3 ADC hardware trigger start	197
21.3.1 External port edge trigger ADC	197
21.3.2 PWM trigger ADC	197
21.3.3 Hardware trigger start delay	197
21.4 ADC result comparison	198
21.5 ADC working principle	198
21.5.1 Start conversion	198
21.5.2 Completion of the conversion	198
21.5.3 Termination of Conversion	198
21.5.4 A/D conversion steps	199
21.5.5 Entering Sleep mode during conversion operation	199
21.5.6 Multiple conversion	199
21.6 Related Register	200
21.6.1 AD control register ADCON0	200
21.6.2 AD control register ADCON1	201
21.6.3 AD control register ADCON2	202
21.6.4 AD control register ADCON3	202
21.6.5 AD comparator control register ADCMPC	203
21.6.6 AD hardware trigger delay Data Register ADDLYL	203
21.6.7 AD Data Register High ADRESH, ADFM=0 (left align)	203
21.6.8 AD Data Register low bitADRESL, ADFM=0 (left align)	203
21.6.9 AD Data Register High bit ADRESH, ADFM=1 (right align)	204

21.6.10 AD Data Register low bit ADRESL, ADFM = 1 (right align)	204
21.6.11 AD comparator Data Register ADCMPH	204
21.6.12 AD comparator Data Register ADCMPL	204
21.6.13 AD reference voltage control register.....	205
21.6.14 AD number of multiple conversion low 8 bit ADCCNTL.....	205
21.6.15 AD number of multiple conversion high 8 bit ADCCNTH.....	205
21.6.16 AD multiple conversion result low 8 bit ADCRES0	206
21.6.17 AD multiple conversion result middle 8 bit ADCRES1	206
21.6.18 AD multiple conversion result high 8 bit ADCRES2.....	206
21.7 ADC Interrupt	207
21.7.1 Interrupt mask register EIE2.....	207
21.7.2 Interrupt Priority control register EIP2	208
21.7.3 Peripheral Interrupt flag register EIF2	209
22. Flash memory	210
22.1 Overview	210
22.2 Related Register.....	211
22.2.1 FLASH protection lock Register MLOCK	211
22.2.2 FLASH Status Register MSTATUS.....	211
22.2.3 FLASH Memory Data Register MDATA.....	212
22.2.4 FLASH memory address Register MADRL	212
22.2.5 FLASH memory address Register MADRH.....	212
22.2.6 Program CRC operation result Data Register Low 8 bit PCRCDL	212
22.2.7 Program CRC operation result Data Register High 8 bit PCRCDH.....	212
22.2.8 FLASH Memory Region control register MREGION.....	213
22.2.9 FLASH Memory mode control register MMODE	213
22.3 Function Description.....	214
22.3.1 FLASH Read operation:	214
22.3.2 FLASH Write operation	215
22.3.3 FLASH Erase Operation	216
22.3.4 CRC Check	217
23. Unique ID (UID)	218
23.1 Overview	218
23.2 UIDRegister Description.....	218
24. User Configuration	221
25. Online programming and debugging	224
25.1 Online programming mode	224
25.2 Online debugging mode	225
26. Instruction Description.....	226
26.1 Symbol description	226
26.2 Instruction List	227
27. Version revision description.....	230

1. Central processing unit (CPU)

This series is a microcontroller with 8-bit 8051 frame structure. The CPU is the core component of the microcontroller, which is composed of arithmetic units, controllers, and special register groups. The arithmetic unit module mainly implements data arithmetic and logic operations, bit variable processing and data transfer operations; the controller module mainly decodes instructions, and then sends out various control signals; the special register group is mainly used to indicate the memory address of the current instruction to be executed, Store the operand and indicate the state after the instruction is executed. The special register group mainly includes accumulatorACC, general register B, stack pointer SP, data pointer DPTR, Program status registerPSW, Program counterPC, etc.

1.1 Reset vector (0000H)

The microcontroller has a word-length system reset vector (0000H). After a reset occurs, the program will restart from 0000H, and the system registers will all be restored to default values. The following program demonstrates how to define the reset vector in FLASH.

Example: define reset vector

ORG	0000H	; System reset vector
LJMP	START	
ORG	0010H	; User program start
START:		
...		; User program
...		
END		; End of program

1.2 BOOT Partition

The size of the BOOT area is 16KB*8Bit, . The size of the BOOT area is allocated by the user configuration register.

While powering on, if the program starts from the BOOT area, the address space allocation method needs to be configured through CONFIG (see the corresponding data sheet for the specific configuration), otherwise the program will be started from the APROM area.

Take the BOOT area 2K space as an example: CONFIG configures BOOT_2K, after the chip is powered on and configured, the program starts to run from address 0000H. If the program needs to switch between the BOOT area and APROM area, write 0xAA/0x55 to the BOOT area control register BOOTCON (see register description for details), and then perform a Software reset or generate a watchdog reset.

When Power-on reset, External reset, and low voltage reset, BOOTCON reset value is 0x00, Software reset and Watchdog reset cannot clear this register.

BOOT control register (BOOTCON)

F691H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BOOTCON	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit7~Bit0 D<7:0>: BOOT area control bit;(this register can only be written when the chip is configured as BOOT_2K/BOOT_4K/BOOT_8K/BOOT_16K)

0x55= If you switch from APROM area to BOOT area, you need to write 0x55 to it, then execute Software reset or generate Watchdog reset;

0xAA= If you switch from BOOT area to APROM area, you need to write 0xAA to it, then execute Software reset or generate Watchdog reset;

Other value= Invalid.

For example: After the chip is powered on and started from the BOOT area, use the Software reset method to switch to the APROM area, and the configuration is as follows:

- 1) BOOTCON needs to write AAH to register

```
MOV DPTR,# BOOTCON
MOV A,#0AAH
MOVX @DPTR,A
```

- 2) Execution software reset

```
MOV TA,#0AAH
MOV TA,#055H
MOV WDCON,#080H
```

For example: use software reset method, then switch from APROM area to BOOT area, the configuration is as follows:

- 1) BOOTCON needs to write 55H to register

```
MOV DPTR, # BOOTCON
MOV A,#055H
MOVX @DPTR,A
```

- 2) Execution software reset

```
MOV TA,#0AAH
MOV TA,#055H
MOV WDCON,#080H
```

1.3 Accumulator (ACC)

ALU is an 8Bit wide arithmetic logic unit, and all the mathematics and logic operations of the MCU are completed through it. It can add, subtract, shift and logic operations on data; ALU also controls the status bit (in the PSW status register) to indicate the status of the operation result.

The ACC register is an 8Bit register, the result of the ALU operation can be stored here.

1.4 B register (B)

The B register is used when using multiplication and division instructions. If you don't use multiplication and division instructions, it can also be used as a general-purpose register.

1.5 Stack pointer register (SP)

The SP register points to the address of the stack. The default value after reset is 0x07, which means that the area of the stack starts from 08H of the RAM address. The value of the SP can be modified. If the stack area is set to start from 0xC0, the value of SP needs to be set to 0xBF after the system is reset.

The operations that affect the SP are: instructions PUSH, LCALL, ACALL, POP, RET, RETI and entering interrupt.

The PUSH instruction occupies one byte on the stack; LCALL, ACALL and interrupt occupies two bytes on the stack, the POP instruction releases one byte, and the RET/RETI instruction releases two bytes.

Use the PUSH instruction to automatically save the current value of the operated register to RAM.

1.6 Data pointer register (DPTR0/DPTR1)

The data pointer is mainly used in MOVX, MOVC instruction, its function is to locate the address of XRAM and ROM. There are two data pointer registers DPTR0 and DPTR1 inside the chip, which are selected by the DPS register.

Each group of pointers includes two 8-bit registers: DPTR0={DPH0,DPL0}; DPTR1={DPH1,DPL1};

For example, the assembly code for operating XRAM is as follows:

MOV	DPTR,#0001H	
MOV	A,#5AH	
MOVX	@DPTR,A	; Write the data in A into XRAM address 0001H

1.7 Data pointer selection register (DPS)

Data pointer selection register DPS

0x86	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
DPS	ID1	ID0	TSL	AU	--	--	--	SEL
Read/write	R/W							
Reset value	0	0	0	0	0	0	0	0

Bit7~Bit6 ID<1:0>: Self-decreasing/self-adding function selection.

00= DPTR0 plus 1 or DPTR1 plus 1;

01= DPTR0 minus 1 or DPTR1 plus 1;

10= DPTR0 plus 1 or DPTR1 minus 1;

11= DPTR0 minus 1 or DPTR1 minus 1.

Bit5 TSL: Flip selection enable;

1= After executing the DPTR instruction, the SEL bit will automatically flip;

0= DPTR related instructions do not affect the SEL bit.

Bit4 AU: Self-add/subtract enable bit;

1= After the MOVX @DPTR or MOVC @DPTR instruction is allowed to run, the self-decrement/self-increment operation (determined by ID1-ID0) is executed.

0= DPTR related instructions do not affect the SEL bit.

Bit3~Bit1 -- Reserved, all must be 0.

Bit0 SEL: Data pointer selection bit;

1= Choose DPTR1;

0= Choose DPTR0.

1.8 Program status register (PSW)

Program status register PSW

0xD0	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PSW	CY	AC	F0	RS1	RS0	OV	--	P
Read/write	R/W	R						
Reset value	0	0	0	0	0	0	0	0

- Bit7 CY: Carry flag;
 1= Carry;
 0= No carry.
- Bit6 AC: Auxiliary carry flag (half carry flag);
 1= Carry;
 0= No carry.
- Bit5 F0: General flag.
- Bit4~Bit3 RS<1:0>: Working register BANK selection bit;
 00= Choose Bank0;
 01= Choose Bank1;
 10= Choose Bank2;
 11= Choose Bank3.
- Bit2 OV: Overflow flag
 1= Overflow in arithmetic or logical operation;
 0= There is no overflow in arithmetic or logical operations.
- Bit1 -- Reserved, must be 0.
- Bit0 P: Check Digit;
 1= The highest bit of the result has a carry.
 0= The highest bit of the result is not carried.

1.9 Program counter (PC)

The Program counter (PC) controls the execution order of instructions in the FLASH of the program memory. It can address the entire range of the FLASH. After obtaining the instruction code, the Program counter (PC) will automatically increase by one and point to the address of the next instruction code. But if you perform operations such as jump, conditional jump, subroutine call, initialization reset, interrupt, interrupt return, subroutine return, etc., the PC will load the address related to the instruction instead of the address of the next instruction.

When a conditional jump instruction is encountered and the jump condition is met, the next instruction read during the execution of the current instruction will be discarded, and a dummy instruction operation cycle will be inserted, and then the correct instruction can be obtained. Otherwise, the next instruction will be executed in sequence.

1.10 Timing access register (TA)

Timing access register TA

0x96	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TA	TA7	TA6	TA5	TA4	TA3	TA2	TA1	TA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit7~Bit0

TA<7:0>: Timing access control bit.

Some protected registers must be written before the following operations are performed on TA.

MOV TA, #0AAH

MOV TA, #055H

No other instructions can be inserted in the middle, and the sequence needs to be re-executed when it is modified again.

Protected register:: WDCON, CLKDIV, MLOCK, WWCON0, WWCON1, WWCMPD.

2. Memory and register map


This series of micro-controllers has the following types of memories:

- ◆ Up to 64KB of FLASH program memory (APROM area).
- ◆ Up to 4KB Non-volatile data storage (Data FLASH).
- ◆ Up to 16KB BOOT memory (BOOT area).
- ◆ General purpose internal data memory (RAM) up to 256B.
- ◆ General purpose external data memory (XRAM) up to 4KB.
- ◆ Special function register SFR .
- ◆ External Special function register XSFR.

2.1 Program memory APROM

The program memory APROM is used to store source programs and table data, and Program counterPC is used as an address pointer. The PC is a 16-bit Program counter, so the address space that can be addressed is 64KB.

The block diagram of the FLASH space allocation structure is shown in the figure below:




After the chip is reset, the CPU starts to execute from 0000H. Each interrupt is assigned a fixed address in the program memory, and the interrupt causes the CPU to jump to this address and start executing the service program.

For example, external interrupt 1 is assigned the address 0013H. If External Interrupt 1 is used, its service program must start at 0013H. If the interrupt is not used, its service address is used as the storage address of the ordinary program.

2.2 Non-volatile data storage Data FLASH


Non-volatile data storage data FLASH can be used to store important data such as constant data, calibration data, protection and safety-related information. The data stored in this area has the characteristic that the data will not be lost when the chip is powered off or suddenly or unexpectedly. The block diagram of the data FLASH space allocation structure is shown in the figure below:



Data FLASH memory read, write, and erase operations are realized through the FLASH control interface.


2.3 Program memory BOOT

Program memory BOOT can be used to store factory boot loader or trimming & debugging data, it is often used for product upgrade and bug fixes. BOOT space allocation structure is shown in the figure below:




2.4 General data memory RAM

The internal data memory is divided into 3 parts: low 128Bytes, high 128Bytes, and Special function register SFR. The structure diagram of RAM space allocation is shown in the figure below:




The high 128 bytes and SFR shown in the figure above occupy the same area (80H~FFH), but they are independent. Directly address the storage space (SFR) higher than 7FH and indirectly address the storage space higher than 7FH (high 128 bytes) into different storage spaces.

The lower 128 bytes space register allocation shown in the figure above is shown in the figure below. The lowest 32 bytes (00H~1FH) constitute 4 register groups, each group of 8 storage units, with R0~R7 as the unit number, used to store operands and intermediate results. After reset, group 0 is selected by default. If another register group is selected, it needs to be determined by changing the program state. The 16Bytes (20H~2FH) behind the register group constitute a bit-addressable storage space. The RAM unit in this area can be operated either by byte or directly on each bit in the unit. The remaining 80 storage units (30H~7FH), the user can set the stack area and store intermediate data.



2.5 General external data register XRAM

There is a maximum 4KB XRAM area inside the chip, which is not related to FLASH/RAM. The structure diagram of XRAM space allocation is shown in the figure below:



XRAM/XSFR space access is operated by the DPTR data pointer. DPTR includes two sets of pointers: DPTR0, DPTR1, which are selected by the DPS register. For example, through MOVX indirect addressing operation, the assembly code is as follows:

MOV	R0,#01H	
MOV	A,#5AH	
MOVX	@R0,A	; Write the data in A into XRAM address 01H, the upper 8-bit address is determined by DPH0/1

After setting Target-->Memory Model to Large in Keil51, the C compiler will use XRAM as the variable address. Generally use DPTR for XRAM/XSFR operations.

2.6 Special function register SFR


Special function register refers to a collection of special-purpose registers, which are essentially on-chip RAM units with special functions, which are discretely distributed in the address range 80H~FFH. Users can perform byte access to them through direct addressing instructions. The lower four bits of the address are 0000 or 1000 for bit addressing, such as P0, TCON, P1.

SFR register table is as follows:

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
0xF8	--	MREGION	MMODE	MDATA	MADRL	MADRH	MSTATUS	MLOCK
0xF0	B	I2CSADR	I2CSCR	I2CSBUF	I2CMSCA	I2CMCR	I2CMBUF	I2CMTP
0xE8	--	ADCON2	SCON1	SBUF1	SPCR	SPSR	SPDR	SSCR
0xE0	ACC	--	TL4	TH4	--	WWCON0	WWCPMD	WWCON1
0xD8	--	ADCON3	TL3	TH3	ADRESL	ADRESH	ADCON1	ADCON0
0xD0	PSW	ADCMPC	T34MOD	ADDLYL	ADCMPL	ADCMPH	--	--
0xC8	T2CON	T2IF	RLDL	RLDH	TL2	TH2	CCEN	T2IE
0xC0	--	--	CCL1	CCH1	CCL2	CCH2	CCL3	CCH3
0xB8	IP	EIP1	EIP2	EIP3	WUTCRL	WUTCRH	BUZDIV	BUZCON
0xB0	P3	--	EIF2	--	P0EXTIF	P1EXTIF	P2EXTIF	P3EXTIF
0xA8	IE	--	EIE2	--	P0EXTIE	P1EXTIE	P2EXTIE	P3EXTIE
0xA0	P2	P1TRIS	P2TRIS	P3TRIS	--	--	--	--
0x98	SCON0	SBUF	P0TRIS	--	--	--	--	--
0x90	P1	FUNCCR	--	DPX0	--	DPX1	TA	WDCON
0x88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	CLKDIV
0x80	P0	SP	DPL0	DPH0	DPL1	DPH1	DPS	PCON

2.7 External special function register XSFR

XSFR are special registers shared by the addressing space of XRAM, mainly including: port control register , other function control register . Its addressing range is shown in the figure below:



The external Special function register list is as follows:

Address	Register	Register description
F000H	P00CFG	P00 port configuration register
F001H	P01CFG	P01 port configuration register
F002H	P02CFG	P02 port configuration register
F003H	P03CFG	P03 port configuration register
F004H	P04CFG	P04 port configuration register
F005H	P05CFG	P05 port configuration register
F006H	--	--
F007H	--	--
F009H	P0OD	P0 port open drain control register
F00AH	P0UP	P0 port pull-up resistor control register
F00BH	P0RD	P0 port pull-down resistor control register
F00CH	P0DR	P0 port drive current control register
F00DH	P0SR	P0 port slope control register
F00EH	P0DS	P0 port data input selection register
F010H	P10CFG	P10 port configuration register
F011H	P11CFG	P11 port configuration register
F012H	P12CFG	P12 port configuration register
F013H	P13CFG	P13 port configuration register
F014H	P14CFG	P14 port configuration register
F015H	P15CFG	P15 port configuration register
F016H	P16CFG	P16 port configuration register
F017H	P17CFG	P17 port configuration register
F019H	P1OD	P1 port open drain control register
F01AH	P1UP	P1 port pull-up resistor control register
F01BH	P1RD	P1 port pull-down resistor control register
F01CH	P1DR	P1 port drive current control register

Address	Register	Register description
F01DH	P1SR	P1 port slope control register
F01EH	P1DS	P1 port data input selection register
F020H	P20CFG	P20 port configuration register
F021H	P21CFG	P21 port configuration register
F022H	P22CFG	P22 port configuration register
F023H	P23CFG	P23 port configuration register
F024H	P24CFG	P24 port configuration register
F025H	P25CFG	P25 port configuration register
F026H	P26CFG	P26 port configuration register
F027H	P27CFG	P27 port configuration register
F029H	P2OD	P2 port open drain control register
F02AH	P2UP	P2 port pull-up resistor control register
F02BH	P2RD	P2 port pull-down resistor control register
F02CH	P2DR	P2 port drive current control register
F02DH	P2SR	P2 port slope control register
F02EH	P2DS	P2 port data input selection register
F030H	P30CFG	P30 port configuration register
F031H	P31CFG	P31 port configuration register
F032H	P32CFG	P32 port configuration register
F033H	P33CFG	P33 port configuration register
F034H	P34CFG	P34 port configuration register
F035H	P35CFG	P35 port configuration register
F036H	P36CFG	P36 port configuration register
F037H	P37CFG	P37 port configuration register
F039H	P3OD	P3 port open drain control register
F03AH	P3UP	P3 port pull-up resistor control register
F03BH	P3RD	P3 port pull-down resistor control register
F03CH	P3DR	P3 port drive current control register
F03DH	P3SR	P3 port slope control register
F03EH	P3DS	P3 port data input selection register
F080H	P00EICFG	P00 port interrupt control register
F081H	P01EICFG	P01 port interrupt control register
F082H	P02EICFG	P02 port interrupt control register
F083H	P03EICFG	P03 port interrupt control register
F084H	P04EICFG	P04 port interrupt control register
F085H	P05EICFG	P05 port interrupt control register
--	--	--
F088H	P10EICFG	P10 port interrupt control register
F089H	P11EICFG	P11 port interrupt control register
F08AH	P12EICFG	P12 port interrupt control register
F08BH	P13EICFG	P13 port interrupt control register
F08CH	P14EICFG	P14 port interrupt control register
F08DH	P15EICFG	P15 port interrupt control register
F08EH	P16EICFG	P16 port interrupt control register

Address	Register	Register description
F08FH	P17EICFG	P17 port interrupt control register
F090H	P20EICFG	P20 port interrupt control register
F091H	P21EICFG	P21 port interrupt control register
F092H	P22EICFG	P22 port interrupt control register
F093H	P23EICFG	P23 port interrupt control register
F094H	P24EICFG	P24 port interrupt control register
F095H	P25EICFG	P25 port interrupt control register
F096H	P26EICFG	P26 port interrupt control register
F097H	P27EICFG	P27 port interrupt control register
F098H	P30EICFG	P30 port interrupt control register
F099H	P31EICFG	P31 port interrupt control register
F09AH	P32EICFG	P32 port interrupt control register
F09BH	P33EICFG	P33 port interrupt control register
F09CH	P34EICFG	P34 port interrupt control register
F09DH	P35EICFG	P35 port interrupt control register
F09EH	P36EICFG	P36 port interrupt control register
F09FH	P37EICFG	P37 port interrupt control register
--	--	--
F0C0H	PS_INT0	External Interrupt 0 input port allocation register
F0C1H	PS_INT1	External Interrupt 1 input port allocation register
F0C2H	PS_T0	Timer0 external clock input port allocation register
F0C3H	PS_T0G	Timer0 gate input port allocation register
F0C4H	PS_T1	Timer1 external clock input port allocation register
F0C5H	PS_T1G	Timer1 gate input port allocation register
F0C6H	PS_T2	Timer2 external event or gate input port allocation register
F0C7H	PS_T2EX	Timer2 automatic reloading on falling edge input port allocation register
F0C8H	PS_CAP0	Timer2 input capture channel 0 port allocation register
F0C9H	PS_CAP1	Timer2 input capture channel 1 port allocation register
F0CAH	PS_CAP2	Timer2 input capture channel 2 port allocation register
F0CBH	PS_CAP3	Timer2 input capture channel 3 port allocation register
F0CCH	PS_ADET	ADC external trigger input port allocation register
F0CDH	PS_FB	PWM external brake signal port allocation register
--	--	--
F120H	PWMCON	PWM control register
F121H	PWMOE	PWM output enable register
F122H	PWMPINV	PWM output polarity select register
F123H	PWM01PSC	PWM0/PWM1 clock pre-division control register
F124H	PWM23PSC	PWM2/PWM3 clock pre-division control register
F125H	PWM45PSC	PWM4/PWM5 clock pre-division control register
F126H	PWMCNTE	PWM count start control register
F127H	PWMCNTM	PWM count mode select register
F128H	PWMCNTCLR	PWM counter cleared control register
F129H	PWMLOADEN	PWM load enable control register
F12AH	PWM0DIV	PWM0 clock division control register
F12BH	PWM1DIV	PWM1 clock division control register
F12CH	PWM2DIV	PWM2 clock division control register

Address	Register	Register description
F12DH	PWM3DIV	PWM3 clock division control register
F12EH	PWM4DIV	PWM4 clock division control register
F12FH	PWM5DIV	PWM5 clock division control register
F130H	PWMP0L	PWM0 Low 8 bits of period data register
F131H	PWMP0H	PWM0 High 8 bits of period data register
F132H	PWMP1L	PWM1 Low 8 bits of period data register
F133H	PWMP1H	PWM1 High 8 bits of period data register
F134H	PWMP2L	PWM2 Low 8 bits of period data register
F135H	PWMP2H	PWM2 High 8 bits of period data register
F136H	PWMP3L	PWM3 Low 8 bits of period data register
F137H	PWMP3H	PWM3 High 8 bits of period data register
F138H	PWMP4L	PWM4 Low 8 bits of period data register
F139H	PWMP4H	PWM4 High 8 bits of period data register
F13AH	PWMP5L	PWM5 Low 8 bits of period data register
F13BH	PWMP5H	PWM5 High 8 bits of period data register
--	--	--
F140H	PWMD0L	PWM0 Low 8 bits of the compare data register
F141H	PWMD0H	PWM0 High 8 bits of the compare data register
F142H	PWMD1L	PWM1 Low 8 bits of the compare data register
F143H	PWMD1H	PWM1 High 8 bits of the compare data register
F144H	PWMD2L	PWM2 Low 8 bits of the compare data register
F145H	PWMD2H	PWM2 High 8 bits of the compare data register
F146H	PWMD3L	PWM3 Low 8 bits of the compare data register
F147H	PWMD3H	PWM3 High 8 bits of the compare data register
F148H	PWMD4L	PWM4 Low 8 bits of the compare data register
F149H	PWMD4H	PWM4 High 8 bits of the compare data register
F14AH	PWMD5L	PWM5 Low 8 bits of the compare data register
F14BH	PWMD5H	PWM5 High 8 bits of the compare data register
--	--	--
F150H	PWMDD0L	PWM0 Low 8 bites of Asymmetrical downward comparison data register
F151H	PWMDD0H	PWM0 High 8 bites of Asymmetrical downward comparison data register
F152H	PWMDD1L	PWM1 Low 8 bites of Asymmetrical downward comparison data register
F153H	PWMDD1H	PWM1 High 8 bites of Asymmetrical downward comparison data register
F154H	PWMDD2L	PWM2 Low 8 bites of Asymmetrical downward comparison data register
F155H	PWMDD2H	PWM2 High 8 bites of Asymmetrical downward comparison data register
F156H	PWMDD3L	PWM3 Low 8 bites of Asymmetrical downward comparison data register
F157H	PWMDD3H	PWM3 High 8 bites of Asymmetrical downward comparison data register
F158H	PWMDD4L	PWM4 Low 8 bites of Asymmetrical downward comparison data register
F159H	PWMDD4H	PWM4 High 8 bites of Asymmetrical downward comparison data register
F15AH	PWMDD5L	PWM5 Low 8 bites of Asymmetrical downward comparison data register
F15BH	PWMDD5H	PWM5 High 8 bites of Asymmetrical downward comparison data register

Address	Register	Register description
F15CH	PWMBRKC	PWM brake recovery control register
F15DH	PWMBRKRDTL	PWM Low 8 bites of delayed recovery data register
F15EH	PWMBRKRDTH	PWM High 8 bites of delayed recovery data register
--	--	--
F160H	PWMDTE	PWM Programmable dead-zone delay control register s
F161H	PWM01DT	PWM0/PWM1 Programmable dead-zone delay timing registers
F162H	PWM23DT	PWM2/PWM3 Programmable dead-zone delay timing registers
F163H	PWM45DT	PWM4/PWM5 Programmable dead-zone delay timing registers
F164H	PWMMASKE	PWM mask enable control register
F165H	PWMMASKD	PWM mask data register
F166H	PWMFBKC	PWM brake control register
F167H	PWMFBKD	PWM brake data register
F168H	PWMPIE	PWM periodic interrupt enable register
F169H	PWMZIE	PWM zero point Interrupt mask register
F16AH	PWMUIE	PWM upward comparison Interrupt mask register
F16BH	PWMDIE	PWM compare down Interrupt mask register
F16CH	PWMPIF	PWM periodic interrupt flag register
F16DH	PWMZIF	PWM zero point interrupt flag register
F16EH	PWMUIF	PWM Compare up interrupt flag register
F16FH	PWMDIF	PWM Compare down interrupt flag register
--	--	--
--	--	--
F550H	ADCCNTL	ADC Low 8 bit of multiple conversion count
F551H	ADCCNTH	ADC High 8 bit of multiple conversion count
F552H	ADCRES0	ADC Low 8 bit of multiple conversion result
F553H	ADCRES1	ADC Mid 8 bit of multiple conversion result
F554H	ADCRES2	ADC High 8 bit of multiple conversion result
--	--	--
F5C0H	BRTCON	BRT module control register
F5C1H	BRTDL	BRT timer lower 8 bits of the data load value
F5C2H	BRTDH	BRT timer higher 8 bits of the data load value
--	--	--
F5E0H	UID0	UID<7:0>
F5E1H	UID1	UID<15:8>
F5E2H	UID2	UID<23:16>
F5E3H	UID3	UID<31:24>
F5E4H	UID4	UID<39:32>
F5E5H	UID5	UID<47:40>
F5E6H	UID6	UID<55:48>
F5E7H	UID7	UID<63:56>
F5E8H	UID8	UID<71:64>
F5E9H	UID9	UID<79:72>
F5EAH	UID10	UID<87:80>
F5EBH	UID11	UID<95:88>
--	--	--

Address	Register	Register description
F690H	LVDCON	Power monitoring register
F691H	BOOTCON	BOOT control register
F692H	ADCLDO	ADC reference voltage control register
--	--	--
F694H	LSECRL	LSE timer data register lower 8 bits
F695H	LSECRH	LSE timer data register higher 8 bits
F696H	LSECON	LSE timer control register
--	--	--
--	--	--
F706H	PCRCDL	Low 8 bits of program CRC operation result data register
F707H	PCRCDH	High 8 bits of program CRC operation result data register
--	--	--

3. Reset

The reset time (Reset Time) refers to the time from the chip reset to the chip starting to execute instructions, and its default design value is about 18ms. This time includes the oscillator start-up time and configuration time. Whether the chip is power-on reset or reset caused by other reasons, there will be this reset time. In addition, when the oscillator is selected as an external low-speed crystal oscillation (32.768KHz), the reset time (including the start-up time) is about 1.5s by default.

The chip can be reset in the following ways:

- ◆ Power-on reset;
- ◆ External reset;
- ◆ Low voltage reset;
- ◆ Watchdog overflow reset;
- ◆ Window watchdog reset;
- ◆ Software reset;
- ◆ CONFIG state protection reset;
- ◆ Power-on configuration monitoring reset.

When any of the above resets occurs, all system registers will return to the default state, the program will stop running, and Program counterPC will be cleared at the same time. After the reset, the program will start to run from the reset vector 0000H.


Any reset situation requires a certain response time, and the system provides a complete reset process to ensure the smooth progress of the reset action.

3.1 Power-on reset

Power-on reset is closely related to LVR operation. The power-on process of the system is in the form of a gradually rising curve, and it takes a certain time to reach the normal level value. The normal sequence of Power-on reset is given below:

- Power on: The system detects the power supply voltage rise and waits for it to stabilize;
- System initialization: all system registers are set to initial values;
- Oscillator starts to work: the oscillator starts to provide the system clock;
- Executing the program: the end of the power-on, the program starts to run.

The Stabilization Time defaults to 18ms. If the configuration selects 32.768KHz crystal oscillator, the stabilization time is about 1.5s. Power-on reset timing diagram is shown in the figure below:



Whether the system is power-on reset can be judged by PORF (WDCON.6) flag bit. The reset types that can set the PORF flag to 1 are: Power-on reset, LVR reset, power-on monitoring reset, CONFIG protection reset, external reset, window watchdog reset.

The relationship between reset flag and reset signal is shown in the following table:

Reset source Flag bit \	Power-on reset	LVR low voltage reset	Power-on monitoring reset	CONFIG protection reset	Software reset	External reset	Watchdog reset	Window watchdog reset
SWRST	0	0	0	0	1	0	Not affected	0
PORF	1	1	1	1	Not affected	1	Not affected	1
EXTIF	0	0	Not affected	Not affected	Not affected	1	Not affected	Not affected
FXTIF	0	0	Not affected	1	Not affected	Not affected	Not affected	Not affected
WDTRF	0	0	0	0	Not affected	0	1	0
WWDTRF	0	0	Not affected	Not affected	Not affected	Not affected	Not affected	1

0x97	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WDCON	SWRST	PORF	EXTIF	FIXIF	WDTIF	WDTRF	WDTRE	WDTCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset value	0	1	0	0	0	0	0	0

- | | | |
|------|---------|--|
| Bit7 | SWRST: | Software reset control bit; |
| | 1: | Perform system Software reset (write 0 to clear after reset). |
| | 0: | -- |
| Bit6 | PORF: | Power-on reset flag; |
| | 1: | The system is Power-on reset (write 0 to clear, no TA write sequence is required). |
| | 0: | -- |
| Bit5 | EXTIF: | External reset flag; |
| | 1= | The system is External reset (write 0 to clear, no TA write sequence is required). |
| | 0= | -- |
| Bit4 | FIXIF: | CONFIG status protection reset flag; |
| | 1= | The system is CONFIG status protection reset (write 0 to clear, no TA write sequence is required). |
| | 0= | -- |
| Bit3 | WDTIF: | WDT overflow interrupt flag bit; |
| | 1= | WDT overflow (write 0 to clear); |
| | 0= | The WDT did not overflow. |
| Bit2 | WDTRF: | WDT reset flag; |
| | 1= | The system is reset by WDT (write 0 to clear); |
| | 0= | The system is not reset by WDT. |
| Bit1 | WDTRE: | WDT reset enable bit; |
| | 1= | Enable WDT to reset the CPU; |
| | 0= | Disable WDT to reset CPU. |
| Bit0 | WDTCLR: | WDT counter clear bit; |
| | 1= | Clear the WDT counter (automatically cleared by hardware); |
| | 0= | Disable WDT counter (writing 0 is invalid). |

3.2 External Reset

External reset refers to the reset signal from the external port (NRST), which resets the chip after being input by the Schmitt trigger. If the NRST pin remains low for about 18us or more under the operating voltage range and stable oscillation (the internal LSI clock samples 3 rising edges), a reset will be requested. After the internal state is initialized and the reset state becomes "1", it takes 16ms to stabilize before the internal RESETB signal becomes "1", and the program starts to execute from the vector address 0000H.

The chip reconfiguration process within the Stabilization Time is the same as the Power-on reset configuration process. External reset pin NRST and its pull-up resistor enable, configured through CONFIG.


EXTIF (WDCON.5) Flag can be used to identify whether system is reset by external reset.

3.3 LVR Low voltage reset

The low voltage reset (LVR) function is integrated inside the chip. When the system voltage VDD drops below the LVR voltage, the LVR is triggered and the system resets. The voltage point that triggers the reset can be set in CONFIG.

The LVR module detects that $VDD < V_{LVR}$, it will request a reset. In sleep mode (STOP) mode, the LVR Low voltage reset function is disabled.

The LVR Low voltage reset timing diagram is shown in the figure below:



The chip reconfiguration process within the Stabilization Time is the same as the Power-on reset configuration process.

3.4 Watchdog reset

Watchdog reset is a protection setting of the system. In the normal state, the Watchdog timer is cleared by the program. If an error occurs, the system is in an unknown state, the Watchdog timer overflows, and the system is reset at this time. After Watchdog reset, the system restarts into normal state.

The WDT counter cannot be addressed. It starts counting when the program is running after the Power-on reset ends. It is recommended to clear the WDT counter first when setting the WDT register to accurately control the WDT overflow time.

The timing of Watchdog reset is as follows:

- 1) Watchdog timer status: the system detects whether the Watchdog timer overflows, if it overflows, the system resets;
- 2) Initialization: All system registers are set to the default state;
- 3) Program: reset is complete, the program starts to run from 0000H;

The clock source of the WDT is provided by the system clock, and the basic time period of the WDT counter is Tsys. Reset the CPU and all registers after the WDT overflows, and the program will start executing from 0000H immediately after 1 Tsys. WDT reset will not re-configure Power-on reset. The overflow time of the watchdog can be set by the program, and the overflow time can be selected in the two bits WDS2-WTS0 of the CKCON register. The watchdog overflow time is shown in the table below:

WTS[2:0]	Watchdog Interval	Number of clocks	OVT@Fsys=16MHz	OVT@Fsys=48MHz
000	2^{17}	131072	8.192ms	2.731ms
001	2^{18}	262144	16.384ms	5.461ms
010	2^{19}	524288	32.768ms	10.923ms
011	2^{20}	1048576	65.536ms	21.845ms
100	2^{21}	2097152	131.072ms	43.691ms
101	2^{22}	4194304	262.144ms	87.381ms
110	2^{24}	16777216	1.048s	349.525ms
111	2^{26}	67108864	4.194s	1.398s

WDT can also be set to not reset the system and can generate interrupts.

3.5 Window Watchdog Reset

Window watchdog reset is also a system protection configuration. In normal condition, the window watchdog will be cleared by program within the window. If an error occurs, the system is in an unknown state, either the clear operation will occur outside of the window or the Watchdog timer overflows, the system will be reseted. After Watchdog reset, the system restarts into normal state. Window WDT can also be set to not reset the system but generating interrupts. Details will be elaborate in later chapters.

3.6 Software Reset

Program software reset can be implemented inside the chip. Software reset can relocate the program flow to the reset address 0000H, and then run the program again. The user can write Software reset control bit WDCON[7] (SWRST=1) to realize custom Software reset. Software reset will not re-configure Power-on reset.

3.7 CONFIG state protection reset

CONFIG State protection reset is a strengthening protection mechanism of the system. During Power-on reset, there is a set of 16-bit CONFIG registers inside, and the fixed code (A569H) set in FLASH is loaded. This register will not be operated during normal operation. If the value of the register changes and is not equal to the original fixed code in the case of a specific non-program operation, after several clock samples, the register continues to remain in the state of not being a fixed code, the system will reset.

The reset mechanism prevents the configuration bit from changing under certain conditions, causing the system to enter an unpredictable state.

In normal operation, the clock of the sampling register value is the internal RC fixed clock Fixed_Clock (8MHz, clock source from HSI) and low-power clock (LSI 125KHz). Once the register value is not a fixed code, the LSI oscillator and the LSI oscillator are forced to be enabled. HSI oscillator, and the system clock is switched to the LSI clock, if after 12 Fixed_Clock sampling or 3 LSI clock sampling, the register is still not in a fixed code state, the system will reset.

Under certain conditions, in order to prevent the oscillator from stopping, two kinds of clocks are used for sampling.

FIXIF (WDCON.4) Flag can be used to identify whether system is reset by CONFIG state protection reset.

3.8 Power-on configuration monitoring reset

During the power-on configuration process, there is a configuration monitoring circuit inside the chip. If the power-on configuration time is too long, or the power-on configuration enters a certain state that cannot be reconfigured, the internal monitoring circuit starts timing from the configuration, and if it exceeds the set time , The monitoring circuit resets the configuration module and allows the configuration module to perform the configuration process again. To prevent the system from entering an unpredictable state when powering up.

The working clock of the monitoring circuit is LSI (125KHz), and the default monitoring time is 65ms. If 32.768KHz crystal oscillator is selected, the monitoring time is 2.1s.


4. Clock Structure

The clock source of the system clock has 4 types, and the clock source and clock division can be selected through the system configuration register or user register settings. The system clock source is as follows:

- ◆ Internal high-speed oscillation HSI (48MHz).
- ◆ External high-speed oscillator HSE (8MHz/16MHz).
- ◆ External low-speed oscillator LSE (32.768KHz).
- ◆ Internal low-speed oscillation LSI (125KHz).

4.1 System Clock Structure

The clock structure block diagram of each Peripherals module system is shown in the figure below:



4.2 Related Registers

4.2.1 Oscillator Control register CLKDIV

0x8F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CLKDIV	CLKDIV7	CLKDIV6	CLKDIV5	CLKDIV4	CLKDIV3	CLKDIV2	CLKDIV1	CLKDIV0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 CLKDIV<7:0>: System clock Fsys divider bit;;

00H= Fsys=Fsys_pre;

Others= Fsys=Fsys_pre/ (2*CLKDIV) (2,4...510 Frequency division) .

Instruction sequence required by modifying CLKDIV (no other instructions can be inserted in the middle):

MOV	TA,#0AAH
MOV	TA,#055H
MOV	CLKDIV,#02H

4.2.2 Function clock control register

Watchdog overflow time / timer clock source select register CKCON

0x8E	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CKCON	WTS2	WTS1	WTS0	T1M	T0M	--	--	T0CNTM
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	1	1	1

Bit7~Bit5	WTS<2:0>: WDT overflow time selection bit;
	000= $2^{17} \times T_{sys}$;
	001= $2^{18} \times T_{sys}$;
	010= $2^{19} \times T_{sys}$;
	011= $2^{20} \times T_{sys}$;
	100= $2^{21} \times T_{sys}$
	101= $2^{22} \times T_{sys}$;
	110= $2^{24} \times T_{sys}$;
	111= $2^{26} \times T_{sys}$.
Bit4	T1M: Timer1 clock source selection bit;
	0= Fsys/12;
	1= Fsys/4.
Bit3	T0M: Timer0 clock source selection bit;
	0= Fsys/12;
	1= Fsys/4.
Bit2~Bit1	-- Reserved, all must be 1.
Bit0	T0CNTM: Timer0 counting source selection bit ;
	0= PWM0 output;
	1= T0 port input;

UART0/1Baud rate select register FUNCCR

0x91	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
FUNCCR	--	--	--	--	UART1_CKS1	UART0_CKS1	UART1_CKS0	UART0_CKS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit4	-- Reserved, must be zero.
Bit3	UART1_CKS1: UART1 High bit of timer clock source selection {UART1_CKS1, UART1_CKS}: 00= Timer1 Overflow clock; 01= Timer4 Overflow clock; 10= Timer2 Overflow clock; 11= BRT Overflow clock;
Bit2	UART0_CKS1: UART0 High bit of timer clock source selection, {UART0_CKS1, UART0_CKS}: 00= Timer1 Overflow clock; 01= Timer4 Overflow clock; 10= Timer2 Overflow clock; 11= BRT Overflow clock;
Bit1	UART1_CKS: UART1 Low bit of timer clock source selection, refer to UART1_CKS1 section.
Bit0	UART0_CKS: UART0 Low bit of timer clock source selection, refer to UART1_CKS0 section.

5. Power management

low power consumption modes are divided into two categories:

- ◆ IDLE: idle mode
- ◆ STOP: sleep mode

When users use C language for program development, it is strongly recommended to use the IDLE and STOP macro instructions to control the system mode, and do not directly set the IDLE and STOP bits. The macro is as follows:

enter idle mode: IDLE();

enter sleep mode: STOP();

5.1 Power Management register PCON

0x87	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCON	SMOD0	SMOD1	--	--	--	SWE	STOP	IDLE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7	SMOD0: UART0 baud rate multiplier bit; 0= UART0 baud rate is normal; 1= Double the baud rate of UART0.
Bit6	SMOD1: UART1 baud rate multiplication bit; 0= UART1 baud rate is normal; 1= UART1 baud rate is doubled.
Bit5~Bit3	-- Reserved, must be 0's.
Bit2	SWE: STOP status function wake-up enable bit; (Regardless of the value of SWE, the system can be restarted by power-off reset or enabled external reset) 0= Function wake-up is disabled; 1= Function wake-up is enabled (can be waked up by external interrupt and timed) wake).
Bit1	STOP: Sleep state control bit; 0= not enter the dormant state; 1= enter the dormant state (automatically cleared when exiting STOP mode).
Bit0	IDLE: Idle state control bit; 0= not enter idle state; 1= enter idle state (automatically cleared when exiting IDLE mode).

5.2 Power Monitoring register LVDCON

This MCU has its own power detection function. If the LVD module is enabled (LVDEN=1) and the voltage monitoring point LVDSEL is set at the same time, when the power supply voltage drops below the LVD setting value, an interrupt will be generated to remind the user.

If the LVD module is enabled before hibernation, the hardware will not close the module circuit after entering hibernation, and the software needs to be closed (LVDEN=0).

0xF690	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
LVDCON	--	LVDSEL2	LVDSEL1	LVDSEL0	LVDEN	--	LVDINTE	LVDINTF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7 -- Reserved, shall be 0.

Bit6~Bit4 LVDSEL<2:0>: LVD voltage monitoring point;

000= 2.0V

001= 2.2V

010= 2.4V

011= 2.7V

100= 3.0V

101= 3.7V

110= 4.0V

111= 4.3V

Bit3 LVDEN: LVD module enable;

0= disable;

1= enable.

Bit2 -- reserved, shall be 0.

Bit1 LVDINTE: LVD interrupt enable bit;

0= LVD interrupt disable;

1= LVD interrupt enable.

Bit0 LVDINTF: LVD interrupt flag bit;

0= power supply voltage is higher than the monitoring voltage;

1= power supply voltage is lower than the monitoring voltage (cleared by software).

5.3 IDLE idle mode

In this mode, only the CPU clock source is turned off. Therefore, in this state, peripheral functions (such as timers, PWM, and I²C) and clock generators (HSI/crystal oscillator drivers) still work normally.

After the system enters the idle mode, it can be waked up by any interrupt (if WWDT function is used, special attention needs to be paid, see WWDT chapter for usage). After waking up, it enters the interrupt processing program. After the interrupt returns, it continues to execute the instructions after the hibernation operation.

If you enter the idle mode in the interrupt service routine, the system can only be awakened by the interrupt with higher priority.

5.4 STOP sleep mode

In this mode, all circuits except LVD module and LSE module are closed (LVD/LSE module must be closed by software), the system is in low power consumption mode, and the digital circuits are not working.

5.4.1 Wake up from Sleep Mode

Entering the sleep mode, the sleep wakeup function can be turned on (SWE=1 must be set) to wake up the sleep mode. There are several ways to wake up the sleep mode: The

1) INT0/1 interrupt

uses the INT0/1 interrupt to wake up the sleep mode. The total interrupt enable and INT0/1 interrupt enable must be turned on before entering the sleep mode to wake up the system. INT0, INT1 interrupt related registers include IE, IP, TCON, IO multiplexing mapping register, INT0/1 interrupt wake-up can only be a falling edge interrupt wake-up sleep.

2) External (GPIO) interrupts

are awakened by external GPIO interrupts. The total interrupt enable and port interrupt enable must be turned on before entering sleep to wake up the system. External GPIO interrupt wake-up can choose rising edge, falling edge, and dual-edge interrupt to wake up sleep. The interrupt wake-up edge is set by the external interrupt control register PxneICFG.

3) WUT timing wake-up periodically awakened

Is waked up by WUT. The timing wake-up function must be turned on before entering sleep, and the time from sleep to wake-up must be set at the same time. The clock source of the timing wake-up circuit is provided by the LSI (low-power oscillator). When the timing wake-up function is turned on, the LSI is automatically turned on in the sleep state.

4) LSE timing wake-up periodically awakened

Is wakeed up by LSE. The LSE module must be enabled, counting enable, and timing wake-up functions must be turned on before entering sleep. At the same time, the time from sleep to wake-up must be set.

5) WWDT Timer wakeup

Is Waked up by WWDT Timer, the WWDT module and wakeup function must be enabled before entering the sleep mode.

At the same time, properly configure the time between Sleep status to wake up.

5.4.2 Wake-up wait state

whether INT0 / 1 interrupt, external interrupt GPIO, or WUT timed wake-up, LSE timed wake-sleep mode, WWDT Timer wakeup mode, an interrupt is generated or after the regular time, we need to wait for some time to wake up the system, the next instruction execution of the program. After the interrupt is generated or the time is up, the system oscillator is started, but the oscillation frequency is not stable yet, the CPU is not working, and the PC still stops in the dormant state. The system needs to wait for a period of time before providing the clock to the CPU. The waiting time for waking up the CPU is set in the programming CONFIG, and the waiting time can be set to 50us~1s. After the wake-up waiting time has elapsed, the MCU considers that the system clock is stable, and then provides the clock to the CPU, and the program continues to execute.

If the internal wake-up timer and external interrupt wake-up function are both enabled, after the system enters the sleep mode, any wake-up method can wake up the CPU. If the internal timer wakes up the oscillator first, and then there is an external interrupt input, after the wake-up wait time has elapsed, the program executes the interrupt handler first and then continues to execute the instruction after the sleep operation.

5.4.3 Sleep wake-up time

Use external interrupts to wake up the system. The total wake-up time is:

$$\text{power manager stability time (200us)} + \text{wake-up waiting time}.$$

The total wake-up time of the system using timing wake-up is:

$$\text{power manager stable time (200us)} + \text{wake-up timer timing} + \text{Wake-up waiting time}$$

(the time given above is $F_{sys}>1\text{MHz}$)

5.4.4 Reset operation in Sleep mode

In sleep mode, the system can also be restarted by power-off reset, external reset or WWDT reset. This restart method has nothing to do with the value of SWE, even if $SWE=0$. The system can also be restarted by the above reset operation.

Power-down reset: No other conditions are required. After VDD drops to 0V, power on again to the working voltage and enter the power-on reset state.

External reset: The external reset function needs to be turned on, and the related ports are configured as dedicated reset ports. The reset port maintains a low level of $>1\mu\text{s}$ during sleep, and the system generates a reset. Release the reset port, and the system restarts.

5.4.5 Sleep power consumption in debug mode

The sleep state in debug mode does not reflect the actual sleep state of the chip.

In the debug mode, after the system enters the sleep state, the related power management circuit and oscillator do not turn off, but continue to turn on. The wake-up operation can also be performed in the debug mode, and the wake-up method is the same as that in the normal mode.

Therefore, in this state, the sleep current obtained by the test is not the true sleep power consumption. It is recommended to close the debug mode after the development of the sleep wake-up function in the debug mode, and then restart the system. The measured current at this time is the actual sleep power consumption..

5.4.6 Sleep mode application: example

Before the system enters the sleep mode, if the user needs to obtain a smaller sleep current, please confirm the status of all I/Os. If there are floating I/O ports in the user program, set all floating ports to Output ports, ensure that each input port has a fixed state to avoid when the I/O is in the input state, the port line level is in an uncertain state and increases the sleep current; turn off the ADC module, LSE module, LVD module, WWDT module and others Peripherals to reduce sleep current.

Example: When using timing wake-up, enter sleep processing program (assembly)

SLEEP_MODE:

MOV	WUTCRL,#31h
MOV	WUTCRH,#80h
MOV	P0TRIS,#0FFh
MOV	P0,#0FFh
MOV	P1TRIS,#0FFh
MOV	P1,#0FFh
MOV	P2TRIS,#0FFh
MOV	P2,#0FFh
MOV	P3TRIS,#0FFh
MOV	P3,#0FFh
Instruction to switch off other functions.	
MOV	PCON,#06H ; Perform functional wake-up sleep operation
NOP	
NOP	
NOP	
NOP	
NOP	The instruction to execute the sleep operation must be followed by other operation instructions after the wake-up of 6 NOP
NOP	

6. Interrupt

6.1 Interrupt Overview

chips having 20 interrupt sources and vector:

interrupt source	Interrupt described	interrupt vector	sibling priority sequence
INT0	External Interrupt 0	0-0x0003	1
Timer0	timer 0 interrupt	1-0x000B	2
INT1	external interrupt 1	2-0x0013	3
Timer1	timer 1 interrupt	3-0x001B	4
UART0	TI0 or RI0	4-0x0023	5
Timer2	timer 2 interrupt	5-0x002B	6
UART1	TI1 or RI1	6-0x0033	7
P0EXTIF<7:0>	P0 port external interrupt	7-0x003B	8
P1EXTIF<7:0>	P1 port external interrupt	8-0x0043	9
P2EXTIF<7:0>	P2 port external interrupt	9-0x004B	10
P3EXTIF<7:0>	P3 port external interrupt	10-0x0053	11
--	--	11-0x005B	12
LVD	LVD power-down interrupt	12-0x0063	13
LSE_Timer	LSE timer interrupt	13-0x006B	14
--	--	14-0x0073	15
Timer3	timer 3 interrupt	15-0x007B	16
Timer4	Timer 4 Interrupt	16-0x0083	17
--	--	17-0x008B	18
PWM	PWM interrupt	18-0x0093	19
ADC	ADC interrupt	19-0x009B	20
WDT	WDT Interrupt	20-0x00A3	21
I ² C	I ² C Interrupt	21-0x00AB	22
SPI	SPI Interrupt	22-0x00B3	23
--	--	--	--
WWDT	Window Watchdog Interrupt	28-0x00E3	29

The chip stipulates two interrupt priority levels, which can realize two-level interrupt nesting. When an interrupt has been responded, if a high-level interrupt sends a request, the latter can interrupt the former to achieve interrupt nesting.

6.2 External interrupt

6.2.1 INT0/INT1 interrupt

Each pin of the chip supports 8051 native INT0 and INT1 external interrupts. INT0/INT1 can select falling edge or low level to trigger the interrupt. The relevant control register is TCON. INT0 and INT1 occupy two interrupt vectors.

6.2.2 GPIO interrupt

Each GPIO pin of the chip supports external interrupts, and can support falling edge/rising edge/double edge interrupts.

The edge trigger type is configured through the PxNEICFG register. For example, configure port P13 as a falling edge interrupt:

```
P13CFG=0x00; //Set P13 as GPIO  
P1TRIS&=0xF7; //Set P13 as input port  
P13EICFG=0x02; //Set P13 as falling edge trigger interrupt
```

GPIO interrupt totally occupies 4 interrupt vectors:

- Port 0 occupies an interrupt vector 0x003B;
- Port P1 occupies an interrupt vector 0x0043;
- Port P2 occupies an interrupt vector 0x004B;
- Port P3 occupies an interrupt vector 0x0053;

When the interrupt is generated, enter the interrupt service routine to determine which port triggered the interrupt first, and then perform the respective processing.

6.3 Interrupt and sleep wake-up

After the system enters the sleep mode (STOP can wake up mode), each external interrupt can be set to wake up the system.

The INT0/INT1 interrupt wake-up system needs to turn on the corresponding interrupt enable and the overall interrupt enable, and the wake-up mode is falling edge wake-up (INT0/INT1 wake-up mode and interrupt trigger mode selection bit IT0/IT1 are irrelevant).

GPIO interrupt wakes up the system, it is recommended to set the corresponding port interrupt trigger edge mode before entering sleep mode (the wake-up mode of GPIO is the same as the interrupt trigger edge mode, you can choose the rising edge/falling edge/double edge wakeup), and turn on the corresponding interrupt Enable and general interrupt enable.

After the system is awakened by an external interrupt, it first enters the interrupt service routine to process the interrupt wake-up task. After exiting the interrupt service routine, the system continues to execute the instructions after the sleep operation.

6.4 Interrupt Register

6.4.1 Interrupt Mask Register

6.4.1.1 Interrupt Mask Register IE

Interrupt Mask Register IE is a readable and writable register and can be operated in bits. When an interrupt condition occurs, regardless of the status of the corresponding interrupt enable bit or global enable bit EA, the interrupt flag bit will be set to 1. User software should ensure that the corresponding interrupt flag bit is cleared before enabling an interrupt.

0xA8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IE	EA	ES1	ET2	ES0	ET1	EX1	ET0	EX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- | | | |
|------|------|--|
| Bit7 | EA: | global interrupt enable bit; |
| | 1= | allow all unmasksed interrupts; |
| | 0= | disable all interrupts. |
| Bit6 | ES1: | UART1 interrupt enable bit; |
| | 1= | enable UART1 interrupt; |
| | 0= | disable UART1 interrupt. |
| Bit5 | ET2: | TIMER2 total interrupt enable bit; |
| | 1= | Enable all TIMER2 interrupts; |
| | 0= | Disable all TIMER2 interrupts. |
| Bit4 | ES0: | UART0 interrupt enable bit; |
| | 1= | enable UART0 interrupt; |
| | 0= | disable UART0 interrupt. |
| Bit3 | ET1: | TIMER1 interrupt enable bit; |
| | 1= | Enable TIMER1 interrupt; |
| | 0= | Disable TIMER1 interrupt. |
| Bit2 | EX1: | External interrupt 1 interrupt enable bit; |
| | 1= | Enable external interrupt 1 interrupt; |
| | 0= | Disable external interrupt 1 interrupt. |
| Bit1 | ET0: | TIMER0 interrupt enable bit; |
| | 1= | Enable TIMER0 interrupt;TIMER0 |
| | 0= | Disable interrupt. |
| Bit0 | EX0: | External interrupt 0 interrupt enable bit; |
| | 1= | Enable external interrupt 0 interrupt; |
| | 0= | Disable external interrupt 0 interrupt. |

6.4.1.2 Interrupt mask register EIE2

0xAA	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIE2	SPIIE	I2CIE	WDTIE	ADCIE	PWMIE	--	ET4	ET3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 SPIIE: SPI interrupt enable bit;
 1= enable SPI interrupt;
 0= disable SPI interrupt.
- Bit6 I2CIE: I²C interrupt enable bit;
 1= Enable I²C interrupt;
 0= Disable I²C interrupt.
- Bit5 WDTIE: WDT interrupt enable bit;
 1= Enable WDT overflow interrupt;
 0= Disable WDT overflow interrupt.
- Bit4 ADCIE: ADC interrupt enable bit;
 1= enable ADC interrupt;
 0= disable ADC interrupt.
- Bit3 PWMIE: PWM total interrupt enable bit;
 1= allow all PWM interrupts;
 0= disable all PWM interrupts.
- Bit2 - Reserved, must be zero.
- Bit1 ET4: Timer4 interrupt enable bit;
 1= Enable Timer4 interrupt;
 0= Disable Timer4 interrupt.
- Bit0 ET3: Timer3 interrupt enable bit;
 1= Enable Timer3 interrupt;
 0= Disable Timer3 interrupt.

6.4.1.3 Timer2 Interrupt mask register T2IE

0xCF	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T2IE	T2OVIE	T2EXIE	--	--	T2C3IE	T2C2IE	T2C1IE	T2C0IE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7	T2OVI E: 1= Enable interrupt; 0= Disable interrupt.	Timer2 overflow interrupt enable bit;
Bit6	T2EXI E: 1= Enable interrupt; 0= Disable interrupt.	Timer2 external load interrupt enable bit;
Bit5 ~ Bit4	-	Reserved, must be 0's.
Bit3	T2C3I E: 1= Enable interrupt; 0= Disable interrupt.	Timer2 compare channel 3 interrupt enable bit;
Bit2	T2C2I E: 1= Enable interrupt; 0= Disable interrupt.	Timer2 compare channel 2 interrupt enable bit;
Bit1	T2C1I E: 1= Enable interrupt; 0= Disable interrupt.	Timer2 compare channel 1 interrupt enable bit;
Bit0	T2C0I E: 1= Enable interrupt; 0= Disable interrupt.	Timer2 compare channel 0 interrupt enable bit;

If the interrupt of Timer2 is enabled, the total interrupt enable bit of Timer2 ET2=1 (IE.5=1)

6.4.1.4 P0 port Interrupt control register P0EXTIE

0xAC	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
P0EXTIE	--	--	P05IE	P04IE	P03IE	P02IE	P01IE	P00IE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- reserved, shall all be 0.

Bit5~Bit0 P0iIE: P0i port interrupt enable bit (i=0-5) ;
 1= Enable Interrupt;
 0= Disable Interrupt.

6.4.1.5 P1 port Interrupt control register P1EXTIE

0xAD	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
P1EXTIE	P17IE	P16IE	P15IE	P14IE	P13IE	P12IE	P11IE	P10IE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 P1iIE: P1i port Interrupt enable bit (i=0-7) ;
 1= Enable interrupt;
 0= Disable interrupt.

6.4.1.6 P2 port Interrupt control register P2EXTIE

0xAE	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
P2EXTIE	P27IE	P26IE	P25IE	P24IE	P23IE	P22IE	P21IE	P20IE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 P2iIE: P2i port Interrupt enable bit (i=0-7) ;
 1= Enable interrupt;
 0= Disable interrupt.

6.4.1.7 P3 port Interrupt control register P3EXTIE

0xAF	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
P3EXTIE	P37IE	P36IE	P35IE	P34IE	P33IE	P32IE	P31IE	P30IE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 P3iIE: P3i port Interrupt enable bit (i=0-7) ;
 1= Enable interrupt;
 0= Disable interrupt.

6.4.2 Interrupt Priority Control register

6.4.2.1 Interrupt Priority Control register IP

Interrupt Priority Control register IP is a readable and writable register, which can be operated by bit.

0xB8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IP	--	PS1	PT2	PS0	PT1	PX1	PT0	PX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 -- Reserved, must be 0.
- Bit6 PS1: UART1 interrupt priority control bit;
 - 1= Set to high-level interrupt;
 - 0= Set as low-level interrupt.
- Bit5 PT2: TIMER2 interrupt priority control bit;
 - 1= Set to high-level interrupt;
 - 0= Set as low-level interrupt.
- Bit4 PS0: UART0 interrupt priority control bit;
 - 1= Set to high-level interrupt;
 - 0= Set as low-level interrupt.
- Bit3 PT1: TIMER1 interrupt priority control bit;
 - 1= Set to high-level interrupt;
 - 0= Set as low-level interrupt.
- Bit2 PX1: External interrupt 1 interrupt priority control bit;
 - 1= Set to high-level interrupt;
 - 0= Set as low-level interrupt.
- Bit1 PT0: TIMER0 interrupt priority control bit;
 - 1= Set to high-level interrupt;
 - 0= Set as low-level interrupt.
- Bit0 PX0: External interrupt 0 interrupt priority control bit;
 - 1= Set to high-level interrupt;
 - 0= Set as low-level interrupt.

6.4.2.2 Interrupt priority control register EIP1

0xB9	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIP1	--	PLSE	PLVD	--	PP3	PP2	PP1	PP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 -- reserved, shall be 0.
- Bit6 PLSE Low speed crystal oscillator timer Interrupt priority control bit
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit5 PLVD LVD voltage monitoring Interrupt priority control bit
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit4 -- reserved, shall be 0. .
- Bit3 PP3: Port P3 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit2 PP2: Port P2 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit1 PP1: Port P1 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit0 PP0: Port 0 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.

6.4.2.3 Interrupt priority control register EIP2

0xBA	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIP2	PSPI	PI2C	PWDT	PADC	PPWM	--	PT4	PT3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 PSPI: SPI interrupt priority control bit;
 1= Set as high-level interrupt;
 0= Set as low-level interrupt.
- Bit6 PI2C: I2C interrupt priority control bit;
 1= Set as high-level interrupt;
 0= Set as low-level interrupt.
- Bit5 PWDT: WDT interrupt priority control bit;
 1= Set as high-level interrupt;
 0= Set as low-level interrupt.
- Bit4 PADC: ADC interrupt priority control bit;
 1= Set as high-level interrupt;
 0= Set as low-level interrupt.
- Bit3 PPWM: PWM interrupt priority control bit
 1= Set as high-level interrupt;
 0= Set as low-level interrupt.
- Bit2 -- Reserved, must be 0.
- Bit1 PT4: TIMER4 interrupt priority control bit;
 1= Set as high-level interrupt;
 0= Set as low-level interrupt.
- Bit0 PT3: TIMER3 interrupt priority control bit;
 1= Set as high-level interrupt;
 0= Set as low-level interrupt.

6.4.2.4 Interrupt priority control register EIP3

0xBB	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIP3	--	--	PWWDT	--	--	--	--	--
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7~Bit6 -- reserved, shall all be 0.
- Bit5 PWWDT WWDT Interrupt priority control bit
 1= Set as high-level interrupt;
 0= Set as low-level interrupt.
- Bit4~Bit0 -- reserved, shall all be 0.

6.4.3 Interrupt flag register

6.4.3.1 Timer0/1, INT0/1 Interrupt flag register TCON

0x88	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 TF1: Timer1 counter overflow interrupt flag bit;
 1= Timer1 counter overflows, the hardware is automatically cleared when entering the interrupt service routine, or software Cleared;
 0= Timer1 counter does not overflow.
- Bit6 TR1: Timer1 running control bit;
 1= Timer1 is started;
 0= Timer1 is closed.
- Bit5 TF0: Timer0 counter overflow interrupt flag bit;
 1= Timer0 counter overflows, it is automatically cleared by hardware when entering the interrupt service routine, or can be cleared by software;
 0= Timer0 counter has no overflow.
- Bit4 TR0: Timer0 running control bit;
 1= Timer0 starts.
 0= Timer0 is turned off.
- Bit3 IE1: External Interrupt 1 flag bit;
 1= External Interrupt 1 generates an interrupt, which is automatically cleared by hardware when entering the interrupt service routine, or cleared by software;
 0= External Interrupt 1 does not generate an interrupt.
- Bit2 IT1: External interrupt 1 trigger mode control bit;
 1= falling edge trigger;
 0= low level trigger.
- Bit1 IE0: External interrupt 0 flag;
 1= External interrupt 0 generates an interrupt, which is automatically cleared by hardware when entering the interrupt service routine, or can be cleared by software;
 0= External interrupt 0 does not generate an interrupt.
- Bit0 IT0: External interrupt 0 trigger mode control bit;
 1= falling edge trigger;
 0= low level trigger.

6.4.3.2 Timer2 Interrupt flag register T2IF

0xC9	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T2IF	TF2	T2EXIF	--	--	T2C3IF	T2C2IF	T2C1IF	T2C0IF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7	TF2:	Timer2 counter overflow interrupt flag bit; 1= Timer2 counter overflows and needs to be cleared by software; 0= Timer2 counter does not overflow.
Bit6	T2EXIF:	Timer2 external load flag bit; 1= Timer2 T2EX port generates a falling edge, which needs to be cleared by software; 0= -
Bit5~Bit4	--	Reserved, all must be 0.
Bit3	T2C3IF:	Timer2 compare/capture channel 3 flag bit; 1= Timer2 compare channel 3 {CCH3:CCL3}={TH2:TL2} or capture channel 3 has a capture operation, which needs to be cleared by software. 0= -
Bit2	T2C2IF:	Timer2 compare/capture channel 2 flag bit; 1= Timer2 compare channel 2 {CCH2:CCL2}={TH2:TL2} or capture channel 2 has a capture operation, which needs to be cleared by software. 0= -
Bit1	T2C1IF:	Timer2 compare/capture channel 1 flag bit; 1= Timer2 compare channel 1 {CCH1:CCL1}={TH2:TL2} or capture channel 1 has a capture operation, which needs to be cleared by software. 0= -
Bit0	T2C0IF:	Timer2 compare/capture channel 0 flag bit; 1= Timer2 compare channel 0{RLDH:RDL0}={TH2:TL2} or capture channel 0 has a capture operation, which needs to be cleared by software. 0= -

6.4.3.3 Peripheral interrupt flag register EIF2

0xB2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIF2	SPIIF	I2CIF	--	ADCIF	PWMIF	--	TF4	TF3
R/W	R	R	--	R/W	R	--	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7	SPIIF:	SPI general interrupt indicator bit, read-only; 1= SPI generates an interrupt (this bit is automatically cleared after clearing the specific interrupt flag bit); 0= SPI does not generate an interrupt.
Bit6	I2CIF:	I ² C general interrupt indicator bit, read-only; 1= I ² C generates an interrupt (after clearing the specific interrupt flag bit, this bit is automatically cleared); 0= I ² C does not generate an interrupt.
Bit5	--	Reserved, must be zero.
Bit4	ADCIF:	ADC interrupt flag bit; 1= ADC conversion is completed and needs to be cleared by software; 0= ADC conversion is not completed.
Bit3	PWMIF:	PWM general interrupt indicator bit, read-only;

		1= PWM generates an interrupt, (this bit is automatically cleared after clearing the specific interrupt flag bit);
		0= PWM does not generate an interrupt.
Bit2	--	Reserved, must be zero.
Bit1	TF4:	Timer4 timer overflow interrupt flag bit;
	1=	Timer4 timer overflows, it is automatically cleared by hardware when entering the interrupt service routine, or can be cleared by software;
	0=	Timer4 timer has no overflow.
Bit0	TF3:	Timer3 timer overflow interrupt flag bit;
	1=	Timer3 timer overflows, it is automatically cleared by hardware when entering the interrupt service routine, or it can be cleared by software;
	0=	Timer3 timer has no overflow.

6.4.3.4 SPI Interrupt flag register SPSR

0xED	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SPSR	SPISIF	WCOL	--	--	--	--	--	SSCEN
R/W	R	R	--	--	--	--	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7	SPISIF:	SPI transmission complete interrupt flag bit, read only;
	1=	SPI transmission is complete (read SPSR first, then clear after reading/writing SPDR);
	0=	The SPI transmission is not complete.
Bit6	WCOL:	SPI write conflict interrupt flag bit, read only;
	1=	Write SPDR operation conflict occurs when SPI transmission is not completed (read SPSR first, then clear after reading/writing SPDR);
	0=	No write conflicts.
Bit5~Bit1	--	Reserved, all must be 0.
Bit0	SSCEN:	SPI master mode NSS output control bit.
	1=	When SPI is in idle state, NSS outputs high level;
	0=	NSS outputs the contents of register SSCR.

6.4.3.5 I²C master mode interrupt flag register I2CMCR/I2CMSR

0xF5	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
I2CMCR	RSTS	--	--	--	ACK	STOP	START	RUN
I2CMSR	I2CMIF	BUS_BUSY	IDLE	ARB_LOST	DATA_ACK	ADDR_ACK	ERROR	BUSY
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7	RSTS:	I ² C active module reset control bit;
	1=	reset the main control module (the entire The Imain control module ² C register of the, including I2CMSR);
	0=	The I ² C interrupt flag bit is cleared to 0 in theC main control mode.
I2CMIF:	I ² C interrupt flag bit inC master control mode;	
	1=	In master control mode, transmission/reception is completed, or a transmission error occurs. (Cleared by software, cleared by writing 0);
	0=	no interrupt is generated.
Bit6~Bit0	I ² C control and flag bits inC master control mode, please refer to I2CM description for details.	

6.4.3.6 I²C slave mode status register I2CSSR

0xF2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
I2CSSR	--	--	--	--	--	SENDFIN	TREQ	RREQ
R/W	--	--	--	--	--	R	R	R
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit3 -- reserved, must be 0's.

- Bit2 SENDFIN: I²C sending operation completed flag in C slave mode, read-only;
 1= The main control device no longer needs data, TREQ is no longer set to 1, and the data transmission has been completed. (It is automatically cleared after reading I2CSCR).
 0= -
- Bit1 TREQ: I²C slave mode ready to send flag bit, read-only;
 1= As the sending device has been addressed or the master device is ready to receive data. (It is automatically cleared after writing I2CSBUF).
 0= -
- Bit0 RREQ: I²C slave mode reception completion flag bit, read only;
 1= reception completed. (It is automatically cleared after reading I2CSBUF);
 0= Not received.

¹²The relevant status bits of C slave mode are also interrupt flag bits.

Note: I²C master mode interrupts and slave mode interrupts share the same interrupt vector (00ABH).

6.4.3.7 UART control register SCONn

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SCONn	UnSM0	UnSM1	UnSM2	UnREN	UnTB8	UnRB8	TIn	RIn
Read and Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

register SCON0 address 0x98; register SCON1 address is 0xEA

Bit7~Bit2 U1SM0, U1SM1, U1SM2, U1REN, U1TB8, U1RB8: UART1 related control bits, see UARTn function description for details

- Bit1 TIn: Transmit interrupt flag bit (requires software to clear);
 1= Indicates that the sending buffer is empty, you can send the frame data
 0= -
- Bit0 RIn: Receive interrupt flag bit (requires software to clear);
 1= Indicates that the receiving buffer is full, and the next frame of data can be received after reading
 0= -

TIn and RIn occupy the same interrupt vector, and need to be inquired to determine whether it is a receiving interrupt or a sending interrupt.

6.4.3.8 P0 port interrupt flag register P0EXTIF

0xB4	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
P0EXTIF	--	--	P05IF	P04IF	P03IF	P02IF	P01IF	P00IF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- reserved, shall be 0.

Bit5~Bit0 P0iIF: P0i port interrupt flag bit (i=0-5);

1= P0i port generates an interrupt, which needs to be cleared by software;

0= No interrupt is generated at port P0i.

6.4.3.9 P1 port Interruptflag register P1EXTIF

0xB5	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
P1EXTIF	P17IF	P16IF	P15IF	P14IF	P13IF	P12IF	P11IF	P10IF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 P1iIF: P1i port interrupt flag bit (i=0-7);

1= P1i port generates an interrupt, which needs to be cleared by software;

0= No interrupt is generated on port P1i.

6.4.3.10 P2 port Interrupt flag register P2EXTIF

0xB6	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
P2EXTIF	P27IF	P26IF	P25IF	P24IF	P23IF	P22IF	P21IF	P20IF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 P2iIF: P2i port interrupt flag bit (i=0-7);

1= P2i port generates an interrupt and needs to be cleared by software;

0= P2i port does not generate an interrupt.

6.4.3.11 P3 port Interrupt flag register P3EXTIF

0xB7	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
P3EXTIF	P37IF	P36IF	P35IF	P34IF	P33IF	P32IF	P31IF	P30IF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 P3iIF: Port P3i interrupt flag bit (i=0-7);

1= P3i port generates an interrupt and needs to be cleared by software;

0= P3i port does not generate an interrupt.

6.4.4 Clear operation of interrupt flag

Interrupt flag is divided into the following types:

- ◆ hardware automatic clear (need to enter the interrupt service program)
- ◆ software clear
- ◆ read/write operation clear

1) Flag bit automatically cleared by hardware

The bits that support automatic hardware clearing are the interrupt flag bits generated by INT0, INT1, T0, T1, T3, and T4. The condition for the hardware to automatically clear the flag is: turn on the total interrupt enable bit EA=1, and turn on the corresponding interrupt enable bit. After the interrupt is generated, the system enters the corresponding interrupt service routine, and the flag bit is automatically cleared. If the interrupt enable is turned off, these flags can also be cleared by software.

2) Flag bit cleared by software

There are flag bits in the system that can only be cleared by software. These flags will not be automatically cleared after entering the interrupt service routine, and need to be cleared by software by writing 0. Otherwise, after exiting the interrupt service program, it will enter the interrupt service program again.

3) Flag bits cleared by read and write operations

There is a flag bit in the system, instead of writing 0 to clear the flag bit, you need to read/write other registers to clear the flag bit. For example, the transfer complete flag bit SPISIF in the SPI interrupt flag register, after setting it to 1, you need to read SPSR first, and then clear it after reading/writing SPDR.

The software clearing operation requires attention: when multiple interrupt flags are in the same register and the moments when these flags are generated are not related to each other, it is not recommended to use read-modify-write operations. For example, the PWMUIF interrupt flag bit register contains the upward comparison interrupts of the PG0-PG5 channels. These interrupt flag bits are not related to each other. When PG0 generates an upward comparison interrupt, the value of PWMUIF is 0x01. After entering the interrupt service routine, perform a read-modify-write operation to clear the bit

```
PWMUIF &= 0xFE;
```

This operation is specifically implemented by first reading the value of PWMUIF back to the CPU, and then perform calculations again, and finally send back to PWMUIF. If the interrupt flag bit PWMUIF[1] of PG1 is set to 1 after the CPU is read, and PWMUIF[1] is 0 when it is read, it will be sent back to PWMUIF[1] after the calculation is also 0, and PG1 will be cleared at this time. The up interrupt flag that has been generated is PWMUIF[1].

To clear the above type of interrupt flag bit, it is recommended to write 0 directly, and write 1 to other irrelevant flag bits: PWMUIF = 0xFE. This operation has no actual effect on writing 1 to the irrelevant interrupt flag.

6.4.5 Special interrupt flag in debug mode

There is a flag bit in the system, instead of writing 0 to clear the flag bit, you need to read/write other registers to clear the flag bit.

In the debug state, after the breakpoint is executed, the single-step operation or the stop operation, the emulator will read all the register values from the system to the simulation software. The read/write operation of the emulator is completely the same as that in the normal mode. Same.

Therefore, during the debugging process, after a pause, the interrupt flag bit set to 1 should appear, but it is displayed as 0 in the observation window.

Example: The transmission completion flag bit SPISIF in the SPI interrupt flag register in debug mode

```
...                                //Set port and interrupt enable
SPDR = 0x56;                      //Send SPDR data
delay();
...
void SPI_int (void) interrupt SPI_VECTOR // SPI interrupt service routine
{
    O1 _nop_();      //Set breakpoint 1
    _nop_();
    O2 k = SPSR;   //Set breakpoint 2
    _nop_();
    ...
}
```

When the breakpoint is running, after stopping at breakpoint 1, the SPI completes the transmission operation, and the transmission completion interrupt has been generated, so SPSR.7=1, at this time the emulator has completed the operation of reading all registers (including reading SPSR).

Execute breakpoint operation again and stop at breakpoint 2. At this time, the emulator once again completes the operation of reading all registers (including SPDR), so SPSR.7=0 at this time. The above situation will also occur when single stepping twice, so you need to pay attention to it in debug mode.

7. I/O port

7.1 GPIO function

Chip has four groups of I/O ports: PORT0, PORT1, PORT2, PORT3.

PORTx is a bidirectional port. Its corresponding data direction register is PxTRIS. Set a bit of PxTRIS to 1 (=1) to configure the corresponding pin as an output. Clear a bit of PxTRIS (=0) to configure the corresponding PORTx pin as an input.

When PORTx is used as an output port, writing to the Px register will write to the port latch, and all writing operations are read-modify-write operations. Therefore, writing a port means first reading the pin level of the port, then modifying the read value, and finally writing the modified value to the port data latch.

When PORTx is used as an output port, reading the Px register is related to the setting of the PxDS register. A bit of PxDS is 1 (=1), the corresponding bit of Px read is the status of the pin, a bit of PxDS is cleared (=0), the corresponding bit of Px read is the state of the port data latch; PORTx is When the input port is used, the status of the pin is read by reading the Px register, which has nothing to do with the setting of the PxDS register.

When using the PORTx pin as an analog input, the user must ensure that the bits in the PxTRIS register remain set to 0. I/O pins configured as analog inputs always read 0.

The registers related to PORTx include Px, PxTRIS, PxOD, PxUP, PxRD, PxDR, PxSR, PxDS, PxMODE, etc.

7.1.1 PORTx data register Px

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Px	Px7	Px6	Px5	Px4	Px3	Px2	Px1	Px0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	X	X	X	X	X	X	X	X

Register P0 address: 0x80; Register P1 address: 0x90; Register P2 address: 0xA0; Register P3 address: 0xB0;

Bit7~Bit0

Px<7:0>: Px I/O pin bits;

1= Port pin level>V_{IH}(positive threshold voltage);

0= Port pin level<V_{IL}(negative threshold voltage)).

7.1.2 PORTx direction register PxTRIS

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PxTRIS	PxTRIS7	PxTRIS6	PxTRIS5	PxTRIS4	PxTRIS3	PxTRIS2	PxTRIS1	PxTRISO
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Register P0TRIS address: 0x9A; Register P1TRIS address: 0xA1;

Register P2TRIS address: 0xA2; Register P3TRIS address: 0xA3.

Bit7~Bit0

PxTRIS<7:0>: Three-state control bits;

1= pin is configured as an output;

0= pin is configured as an input (three-state).

Note:

- After the port is set as an output port, the data read from the port is the value of the output register.
- After the port is set as an input port, the <read-modify-write> type of instruction for the port is actually an operation on the output register.

7.1.3 PORTx Open Drain control register PxOD

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PxOD	PxOD7	PxOD6	PxOD5	PxOD4	PxOD3	PxOD2	PxOD1	PxOD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Register P0OD address: F009H; Register P1OD address: F019H;

Register P2OD address: F029H; Register P3OD address: F039H;

Bit7~Bit0 PxOD<7:0>: Open-drain control bits;

1= pin is configured as an open-drain state (the output is an open-drain output);

0= pin is configured as a normal state (the output is a push-pull output).

7.1.4 PORTx pull-up resistor control register PxUP

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PxUP	PxUP7	PxUP6	PxUP5	PxUP4	PxUP3	PxUP2	PxUP1	PxUP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Register P0UP address: F00AH; Register P1UP address: F01AH;

Register P2UP address: F02AH; Register P3UP address: F03AH;

Bit7~Bit0 PxUP<7:0>: Pull-up resistor control bit;

1= Pin pull-up resistor is on;

0= Pin pull-up resistor is off.

7.1.5 PORTx pull-down resistor control register PxRD

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PxRD	PxRD7	PxRD6	PxRD5	PxRD4	PxRD3	PxRD2	PxRD1	PxRD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Register P0RD address: F00BH; Register P1RD address: F01BH;

Register P2RD address: F02BH; Register P3RD address: F03BH;

Bit7~Bit0 PxRD<7:0>: Pull-down resistor control bit;

1= Pin pull-down resistor is on;

0= Pin pull-down resistor is off.

Note: The control of the pull-down resistor has nothing to do with the configuration of GPIO and the multiplexing function, and is controlled separately by the PxRD register.

7.1.6 PORTx Drive current control register PxDR

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PxDR	PxDR7	PxDR6	PxDR5	PxDR4	PxDR3	PxDR2	PxDR1	PxDR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Register P0DR address: F00CH; Register P1DR address: F01CH;

Register P2DR address: F02CH; Register P3DR address: F03CH;

Bit7~Bit0 PxDR<7:0>: Drive current control bit (valid when port is configured to output state)

1= Drive is weak drive;

0= Drive is strong drive

7.1.7 PORTx Slope control register PxSR

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PxSR	PxSR7	PxSR6	PxSR5	PxSR4	PxSR3	PxSR2	PxSR1	PxSR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Register P0SR address: F00DH; Register P1SR address: F01DH;

Register P2SR address: F02DH; Register P3SR address: F03DH;

Bit7~Bit0 PxSR<7:0>: Px slope control register (the setting is valid when the port is configured as output state);
 1= Px pin is slow slope;
 0= Px pin is fast slope.

7.1.8 PORTx data input selection register PxDS

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PxDS	PxDS7	PxDS6	PxDS5	PxDS4	PxDS3	PxDS2	PxDS1	PxDS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Register P0DS address: F00EH; Register P1DS address: F01EH;

Register P2DS address: F02EH; Register P3DS address: F03EH;

Bit7~Bit0 PxDS<7:0>: Data input selection bit, when configured as GPIO, it affects the reading of the value of Px register;
 1= output/input mode reads the pin status;
 (Smit when the port is set to output state The circuit also remains open);
 0= output mode: read as the data latch status;
 input mode: read as the pin status.

Note: If you need to read the pin status when the port is a multiplex function input structure, you need to set the port direction control to input mode.

7.2 Multiplexed function

7.2.1 Port Multiplexing Configuration Register Function

PORTx functional configuration register PxnCFG

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PxnCFG	--	--	--	PxnCFG4	PxnCFG3	PxnCFG2	PxnCFG1	PxnCFG0
R/W	--	--	--	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit5 -- reserved, shall all be 0.

Bit4~Bit0 PxnCFG<4:0>: Function configuration bits, the default is GPIO function. Refer to the port function configuration description for details;

There are in total 8 Px functional configuration registers, including Px0CFG~Px7CFG, specifically used to control Px0~Px7 functional configuration.

Each port has a function configuration register PxnCFG, and through each port can be set to the corresponding digital function PxnCFG. For example: To set P24 as the BEEP buzzer function, the configuration is:P24CFG = 0x18;

The port direction register PxTRIS does not need to be configured when the port is used as a multiplexing function.

- SCL and SDA pull-up resistance registers can be configured to force open drain output.
- RXD0 and RXD1 registers can be configured with pull-up resistance or forced to open pull-up resistance in synchronous mode.

Other multiplexing functions are forced to close the pull-up resistance and open drain output by hardware, that is, set the pull-up resistance PxUP or open drain output PxOD by software to be invalid.

When the port is multiplexed into SCL and SDA functions, the hardware forces the port to be open-drain output, and the pull-up resistance PxUP can be set through software.

Port functional configuration details are elaborated as following:

Configuration	Function	Direction	Functional Description
0x00	GPIO	I/O	Generic IO port, configure input/output, pull-up/pull-down via register
0x01	ANALOG		Analog Function
0x02	--	--	--
0x03	--	--	--
0x04	CC0	O	Timer2 comparision output channel 0
0x05	CC1	O	Timer2 comparision output channel 1
0x06	CC2	O	Timer2 comparision output channel 2
0x07	CC3	O	Timer2 comparision output channel 3
0x08	TXD0	O	UART0 data output
0x09	RXD0	I/O	UART0 data input / data output in synchronized mode
0x0A	TXD1	O	UART1 data output
0x0B	RXD1	I/O	UART1 data input / data output in synchronized mode
0x0C	SCL	I/O	I ² C clock input/output
0x0D	SDA	I/O	I ² C data input/output
0x0E	NSS	I/O	SPI slave mode chip select signal (input/output)
0x0F	SCLK	I/O	SPI clock input/output
0x10	MOSI	I/O	SPI master mode send slave mode receive
0x11	MISO	I/O	SPI master mode receive slave mode send

Configuration	Function	Direction	Functional Description
0x12	PG0	O	PWM channel 0 output
0x13	PG1	O	PWM channel 1 output
0x14	PG2	O	PWM channel2 output
0x15	PG3	O	PWM channel3 output
0x16	PG4	O	PWM channel4 output
0x17	PG5	O	PWM channel5 output
0x18	BEEP	O	buzzer output
0x19	--	--	--
0x1A	--	--	--
0x1B	--	--	--
0x1C	--	--	--
0x1D	--	--	--
0x1E	--	--	--
0x1F	--	--	--

NOTE:

- 1) The configuration values marked with “--” in above table are reserved, shall not be used.
- 2) Functional configuration register has default value as 0x00, Port default as GPIO function. The various function mode can be configured via PORT input function allocation registers.
- 3) When Functional configuration register is configured as 0x01, hardware will shutdown digital circuit to reduce the power consumption, the configuration of relevant functional related registers of GPIO module will not be valid. Ports support multiple analog functions as shown in below table.
- 4) There is no priority order restriction for the Ports which are configured as output as multiplexed function. If multiple ports are configured to the same output function, then this function will output on all the ports simultaneously.
- 5) There is priority order restriction for the ports which are configured as input as multiplexed function. If there are two or more ports configured to the same input function simultaneously, then the priority order will be set from high to low following the order as P00, P01, ..., P32, P35 for configuration selection.

If we configure P00 and P32 as RXD0 simultaneously, P00CFG = 0x09;P32CFG = 0x09. Then P00 will take the higher priority. In the actual implementation, if RXD0 signal source is connected to P00 Port as inputs, even if P32 port has also has digital data waveform, it will not be taken as signal source for RXD0.

Corresponding Analog function of Port as following :

PIN	CONFIG	1(ANALOG)	Other digital function priority
P00	-	AN0	Highest
P01	-	AN1	
P02	-	AN2	
P03	-	AN3	
P04	-	AN4	
P05	-	AN5	
P10	-	AN27	
P11	-	AN23	
P12	-	AN24	
P13	-	AN6	
P14	-	AN7	
P15	-	AN18	
P16	-	AN19	
P17	-	AN20	
P20	-	AN25	
P21	DSCK1	AN21	
P22	OSCIN1	AN8	
P23	OSCOUT1	AN9	
P24	-	AN10	
P25	DSCK2	AN11	
P26	-	AN12	
P27	-	AN26	
P30	-	AN22	
P31	OSCIN2	AN13	
P32	OSCOUT2	AN14	
P33	-	AN28	
P34	-	AN29	
P35	DSDA	AN16	
P36	-	AN17	
P37	-	AN30	Lowest

7.2.2 Port input function allocation register

There are digital functions with only input status inside the chip, such as INT0/INT1... etc. This type of digital input function has nothing to do with the port multiplexing status. As long as the assigned port supports digital input (such as RXD0 as a digital input and GPIO as an input function), the port supports this function.

The input function port allocation register is as follows:

Register	address	function	description
PS_INT0	F0C0H	INT0	external interrupt 0 input port allocation register
PS_INT1	F0C1H	INT1	external interrupt 1 input port allocation register
PS_T0	F0C2H	T0	Timer0 external clock input port allocation register
PS_T0G	F0C3H	T0G	Timer0 gated input port Assign register
PS_T1	F0C4H	T1	Timer1 external clock input port assignment register
PS_T1G	F0C5H	T1G	Timer1 gate control input port assignment register
PS_T2	F0C6H	T2	Timer2 external event or gate control input port assignment register
PS_T2EX	F0C7H	T2EX	Timer2 falling edge automatic reload input port assignment register
PS_CAP0	F0C8H	CAP0	Timer2 input capture channel 0 port allocation register
PS_CAP1	F0C9H	CAP1	Timer2 input capture channel 1 port allocation register
PS_CAP2	F0CAH	CAP2	Timer2 input capture channel 2 port allocation register
PS_CAP3	F0CBH	CAP3	Timer2 input capture channel 3 port allocation register
PS_ADET	F0CCH	ADET	ADC external trigger input Port allocation register
PS_FB	F0CDH	FB	PWM external brake signal input port allocation register

PS_XX input function port allocation register PS_XX (as described in the above table)

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PS_XX	--	--	PS_XX5	PS_XX4	PS_XX3	PS_XX2	PS_XX1	PS_XX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	1	1	1	1	1	1	1	1

Bit7~Bit6

-- reserved, must be 0.

Bit5~Bit0

PS_XX<5:0>: function assignment control bit input

(subject to the actual port chip, the value of the unused reserved, prohibited to be used);

0x00= P00 assigned to the port;

0x01= assigned to the port P01;

.....

0x14= assigned to port P14;

0x15= assigned to port P15;

.....

0x35= assigned to port P35;

0x36= assigned to port P36;

.....

0x3F= Not assigned to any port;

-
- 1) The input function assignment structure supports multiple input functions assigned to the same port. For example, INT0 and CAP0 can be allocated to port P00 at the same time, the configuration is as follows:

```
P00CFG = 0x00; //P00 port is configured as GPIO function  
P0TRIS = 0x00; //P00 is used as GPIO input function  
PS_INT0 = 0x00; //P00 port is configured as INT0 function  
PS_CAP0 = 0x00; //P00 port is configured as CAP0function.
```

- 2) The input function allocation structure is relatively independent and can support simultaneous usage with other multiplexed function ports. At this time, there is no need to configure the direction register of the corresponding port. For example, RXD0 and INT0 can be allocated to Port P20 at the same time by configuring as follows:

```
P00CFG = 0x09; //P00 port is configured as RXD0 function of UART0  
PS_INT0 = 0x00; //P00 port is configured as INT0 function
```

- 3) The input function configuration structure can also be used simultaneously with the port external interrupt function. If you can assign CAP0 and GPIO interrupt functions to port P00 at the same time, the configuration is as follows:

```
P00CFG = 0x00; //P00 port is configured as GPIO function  
P0TRIS = 0x00; //P00 is used as GPIO input function  
PS_CAP0 = 0x00; //P00 port is configured as CAP0 function  
P00EICFG = 0x01; //P00 port is configured as rising edge trigger interrupt  
P0EXTIE = 0x01; //Enable P00 port external interrupt
```

7.2.3 Port external interrupt control register.

When using external interrupts, the port needs to be configured as a GPIO function and the direction is set as an input port. Or the multiplexing function is an input port (such as RXD0, RXD1), and each port can be configured as a GPIO interrupt function.

PORTx external interrupt control register Px_NEICFG

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Px _N EICFG	--	--	--	--	--	--	Px1EICFG1	Px0EICFG0
R/W	--	--	--	--	--	--	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit7~Bit2 -- reserved, must be 0.

Bit1~Bit0 Px_NEICFG<1:0>: Px_Nexternal interrupt control bit;
 00 = external interrupt disabled;
 01 = rising edge trigger interrupt;
 10 = falling edge trigger interrupt;
 11 = rising edge or falling edge trigger interrupt.

There are 8 external interrupt control registers of Px, including Px0EICFG~Px7EICFG, which control the external interrupts of Px0~Px7 respectively.

If configure P00 to trigger the interrupt on the falling edge, the configuration is as follows:

```
P00CFG =0x00; //Configure P00 as a GPIO function
P0TRIS =0x00; //Configure P00 as an input
P00EICFG = 0x02; //Configure P00 as a falling edge trigger interrupt
EA = 1; //Global interrupt enable
P0EXTIE = 0x01; //Allow the P00 external interrupt function
```

7.2.4 Reuse function application note

- 1) The input of the multiplexing function is relatively independent of the external interrupt (GPIO interrupt) of the port and the structure of the port input function.

For example, configure the P01port as RXD0, and configure the P01GPIO interrupt trigger mode as rising edge trigger and interrupt enable. When the P01 input changes from low to high, it will trigger the P01 GPIO interrupt.

- 2) The input structure of the digital signal is not affected by the system configuration status.

For example, if the P01 port is powered on and configured as an external reset port, the input module of this port will be opened. If P01 is configured as INT0 in the program and the interrupt enable is turned on, the interrupt service routine will be executed before the reset signal sampling time is valid, and then the reset operation will be generated.

- 3) It should be noted that in the debug mode, if the multiplexing function is configured on the DSDA port, the input function is also valid. It is recommended that the related multiplexing function is not configured to the DSDA port in the debugging mode.
- 4) When the port is used as an analog function, when the function configuration register is set to 0x01, the hardware closes the digital circuit to reduce power consumption, and the GPIO function-related register setting is invalid.

8. Watch Dog Timer

8.1 Overview

Watch Dog Timer is an on-chip timer with optional overflow time and clock source provided by the system clock Fsys.

When the watchdog timer counts to the set overflow value, a watchdog overflow interrupt flag bit (WDTIF=1) is generated.

If the global interrupt is enabled (EA=1) and the watchdog timer interrupt is enabled (EIE2[5]=1), the CPU will execute the interrupt service routine and clear the watchdog counter by writing the register WDCON[0]=1 . After the watchdog counter is cleared, the counter starts counting from 0 again until the next timer overflows.

When the watchdog timer overflows, if the watchdog overflow reset is enabled (WDCON[1]=1) and the watchdog counter is not cleared, a watchdog overflow reset will be generated. The watchdog overflow reset is a protection setting of the system. When the system runs to an unknown state, the watchdog can be used to reset the system, so as to prevent the system from entering an infinite loop. The watchdog time-out reset is detailed in the reset chapter..

8.2 Related registers

8.2.1 Watchdog control register WDCON

0x97	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WDCON	SWRST	PORF	EXTIF	FIXIF	WDTIF	WDTRF	WDTRE	WDTCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	1	0	0	0	0	0	0

Bit7	SWRST:	software reset control bit;
	1:	execute system software reset (write 0 to clear after reset).
	0:	-
Bit6	PORF:	Power-on reset flag bit;
	1:	system is power-on reset (write 0 to clear, no TA write sequence is required).
	0:	-
Bit5	EXTIF:	External reset flag bit;
	1=	system is external reset (write 0 to clear, no TA write sequence is required).
	0=	--
Bit4	FIXIF:	CONFIG status protection reset flag bit;
	1=	system is CONFIG status protection reset (write 0 to clear, no TA write sequence is required).
	0=	--
Bit3	WDTIF:	WDT overflow interrupt flag bit;
	1=	WDT overflow (write 0 to clear);
	0=	WDT does not overflow.
Bit2	WDTRF:	WDT reset flag;
	1=	system is reset by WDT (write 0 to clear);
	0=	system is not reset by WDT.
Bit1	WDTRE:	WDT reset enable bit;
	1=	Enable WDT to reset CPU;
	0=	Disable WDT to reset CPU.
Bit0	WDTCLR:	WDT counter clear bit;
	1=	clear WDT counter (hardware automatic clearing);
	0=	disable WDT counter (writing 0 is invalid).

Note:

- 1) If the WDT configuration in CONFIG is: ENABLE, the WDT is always enabled, regardless of the state of the WDTRE control bit. And the overflow reset function of WDT is forcibly turned on.
- 2) If the WDT configuration in CONFIG is: SOFTWARE CONTROL, you can use the WDTRE control bit to enable or disable WDT.

The instruction sequence required to modify WDCON is shown below (no other instructions can be inserted in the middle):

MOV	TA,#0AAH
MOV	TA,#055H
ORL	WDCON,#01H

8.2.2 Watchdog overflow control register CKCON

0x8E	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CKCON	WTS2	WTS1	WTS0	T1M	T0M	--	--	T0CNTM
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	1	1	1

Bit7~Bit5 WTS<2:0>: WDT overflow time selection bit;

- 000= $2^{17} \times T_{sys}$;
- 001= $2^{18} \times T_{sys}$;
- 010= $2^{19} \times T_{sys}$;
- 011= $2^{20} \times T_{sys}$;
- 100= $2^{21} \times T_{sys}$
- 101= $2^{22} \times T_{sys}$;
- 110= $2^{24} \times T_{sys}$;
- 111= $2^{26} \times T_{sys}$.

Bit4 T1M: Timer1 clock source selection bit;

- 0= Fsys/12;
- 1= Fsys/4.

Bit3 T0M: Timer0 clock source selection bit;

- 0= Fsys/12;
- 1= Fsys/4.

Bit2~Bit1 -- reservations are a must.

Bit0 T0CNTM: Timer0 counting source selection bit;

- 0= PWM0 output ;
- 1= T0 port input;

8.3 The WDT Interrupt

The watchdog timer can enable or disable interrupt through EIE2Register, configure high/low priority through EIP2Register.

The relevant bit of interrupt are described as following:

8.3.1 Interrupt Mask interrupt EIE2

0xAA	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIE2	SPIIE	I2CIE	WDTIE	ADCIE	PWMIE	--	ET4	ET3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 SPIIE: SPI interrupt enable bit;
 1= enable SPI interrupt;
 0= disable SPI interrupt.
- Bit6 I2CIE: I²C interrupt enable bit;
 1= Enable I²C interrupt;
 0= Disable I²C interrupt.
- Bit5 WDTIE: WDT interrupt enable bit;
 1= Enable WDT overflow interrupt;
 0= Disable WDT overflow interrupt.
- Bit4 ADCIE: ADC interrupt enable bit;
 1= enable ADC interrupt;
 0= disable ADC interrupt.
- Bit3 PWMIE: PWM total interrupt enable bit;
 1= allow all PWM interrupts;
 0= disable all PWM interrupts.
- Bit2 -- Reserved, must be zero.
- Bit1 ET4: Timer4 interrupt enable bit;
 1= Enable Timer4 interrupt;
 0= Disable Timer4 interrupt.
- Bit0 ET3: Timer3 interrupt enable bit;
 1= Enable Timer3 interrupt;
 0= Disable Timer3 interrupt.

8.3.2 Interrupt priority control register EIP2

0xBA	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIP2	PSPI	PI2C	PWDT	PADC	PPWM	--	PT4	PT3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 PSPI: SPI interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit6 PI2C: I²C interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit5 PWDT: WDT interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit4 PADC: ADC interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit3 PPWM: PWM interrupt priority control bit
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit2 -- Reserved, must be zero.
- Bit1 PT4: TIMER4 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit0 PT3: TIMER3 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.

9.Window watchdog timer (WWDT)

9.1 Overview

The window watchdog timer is a 5-bit down-counting timer with optional window comparison time, clock source provided by LSI and frequency division. The timer can generate interrupt, sleep mode can wake up the system and reset the chip.

The window watchdog can wake up the MCU in IDLE mode. Under this condition, it is necessary to turn on the watchdog forced reset enable (WWCON1<7:4>). The MCU can wake up after an interrupt is generated. At this time, there is a need to clear the dog, otherwise the watchdog counter will trigger a reset action if it counts down to 0.

9.2 Related Register

9.2.1 WWDT control register WWCON0

0xE5	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WWCON0	WWDTPSC3	WWDTPSC2	WWDTPSC1	WWDTPSC0	WWDTEN	WWDTRE	WWDTCLR	WWDTRF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

This register is protected by TA.

Bit7~4 WWDTPSC<3:0>: Window watchdog prescaler bits:

0000=	$F_{LSI}/2^8$	1000=	$F_{LSI}/2^{16}$
0001=	$F_{LSI}/2^9$	1001=	$F_{LSI}/2^{17}$
0010=	$F_{LSI}/2^{10}$	1010=	$F_{LSI}/2^{18}$
0011=	$F_{LSI}/2^{11}$	1011=	$F_{LSI}/2^{19}$
0100=	$F_{LSI}/2^{12}$	1100=	$F_{LSI}/2^{20}$
0101=	$F_{LSI}/2^{13}$	1101=	$F_{LSI}/2^{21}$
0110=	$F_{LSI}/2^{14}$	1110=	$F_{LSI}/2^{22}$
0111=	$F_{LSI}/2^{15}$	1111=	$F_{LSI}/2^{22}$

Bit3 WWDTEN: Window watchdog enable bit;

- 1= Enable;
- 0= Disable.

Bit2 WWDTRE: Window watchdog reset enable bit;

- 1= Enable;
- 0= Disable.

Bit1 WWDTCLR: Window watchdog timer clear bit;

- 1= Clear timer (write 1 to clear timer, hardware automatically clear the bit to 0)
- 0= Invalid when writing 0.

Bit0 WWDTRF: Window watchdog reset flag bit;

- 1= Generate Reset;
- 0= Write 0 to clear reset flag.

9.2.2 WWDT control register WWCON1

0xE7	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WWCON1	FORCE3	FORCE2	FORCE1	FORCE0	MODE	WWDTSLE	WWDTIE	WWDTIF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

The Register is protected by TA

Bit7~4	FORCE<3:0>:	window watchdog overflow force reset enable bit;
	A/F=	Force window watchdog reset enable;
	Others=	Watchdog reset enable is controlled by WWDTEN & WWDTRE together.
Bit3	MODE:	window watchdog mode selection bit
	1=	Window dog feeding mode (when 0<counter value<CMPDAT feeding dog wont cause reset, other period will reset) ;
	0=	Anytime dog feeding mode (counter self subtraction by 1 down to 0 to generate reset)
Bit2	WWDTSLE:	window watchdog sleep wakeup enable;
	1=	enable;
	0=	disable
Bit1	WWDTIE:	window watchdog compare Interrupt enable;
	1=	enable;
	0=	disable
Bit0	WWDTIF:	window watchdog compare overflow flag;
	1=	Compare overflow (enable WWDTIE to be able to generate Interrupt) ;
	0=	Write 0 to clear the flag bit.

9.2.3 WWDT Compare Register WWCMPD

0xE6	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WWCMPD	--	--	--	CMPDAT4	CMPDAT3	CMPDAT2	CMPDAT1	CMPDAT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

This Register is protected by TA

Bit7~5	--	Reserved, must be 0.
Bit4~0	CMPDAT<4:0>:	Window compare value

9.3 WWDT Interrupt and sleep mode wake-up

window watchdog timer can enable or disable interrupt throughWWCON1Register, details refer to previous chapter.

Through EIP3Register the Priority can be set to high or low, The Interrupt relevant bits as following:

9.3.1 Interrupt Priority control register EIP3

0xBB	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIP3	--	--	PWWDT	--	--	--	--	--
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7~Bit6 -- Reserved, must be 0s.
- Bit5 PWWDT WWDT Interrupt Priority control bit
 - 1= Configure to be high level Interrupt
 - 0= Configure to be low level Interrupt
- Bit4~Bit0 -- Reserved, must be 0s.

In any one of the dog feeding mode, when window watchdog timer counter value reaches window compare value, the hardware will set compare overflow flag bit WWCON1[0] to 1. When global interrupt is enabled (EA=1), and window watchdog compare interrupt is enabled (WWCON1[1]=1), CPU will execute interrupt service routine. The window compare time calculation formula is as following:

$$\text{Window compare time} = \frac{\text{PSC}}{125} \times (0x1F - \text{WWCMPD}[4:0]) \text{ ms}$$

In that, PSC is window watchdog frequency divider parameter, configured by WWCON0[7:4].

To use the window watchdog comparison wake-up sleep mode, open the window watchdog module enable bit WWDTEN and sleep wake-up enable bit WWDTSL before sleep, and set the comparison value "WWCMPD [4:0]". If the global interrupt enable is turned on before hibernation and the watchdog compares the interrupt enable, after hibernation wakes up, the interrupt service program will be executed first, and the next instruction of the hibernation command will be executed after the interrupt returns.

9.4 Function Description

window watchdog has 2 modes to feed the dog: window dog feeding mode and anytime dog feeding mode. WWCON1[3] configure to 1 is window dog feeding mode, to 0 is anytime dog feeding mode.

- window dog feeding mode

Window watchdog timer counts down starting from 0x1F, when timer counts to the defined window compare value WWCMPD[4:0], the compare overflow flag bit WWCON1[0] will be set to 1, then execution of clear timer operation can be executed (WWCON0[1] set to 1 to clear window watchdog timer current value), so that the timer will start to count from 0x1F again. If the counting value is cleared before it reaches window compare value, window watchdog timer or timer will keep count at zero, under the condition that the window watchdog reset enable is set (WWCON0[2]=1), window watchdog reset will be generated, and hardware will set window watchdog reset flag bit WWCON0[0] to 1, that is the window watchdog mode must clear window watchdog timer within the window period ($0 < \text{counter value} < \text{WWCMPD}$).

- Anytime dog feeding mode

Window watchdog timer counts down starting from 0x1F, clearing timer operation can be performed before the timer count reaches 0, so that timer will restart counting from 0x1F again. If timer count value reaches 0, window watchdog reset will be generated if window watchdog reset enable is set. Also hardware will set window watchdog reset flag to 1. Which means, in anytime dog feeding mode, any moment the window watchdog timer can be cleared as long as ($0 < \text{counter value}$).

When window watchdog timer overflow force reset function is enabled (WWCON1[7:4]=0xa/0xf), regardless whether user has configured window watchdog mode enable and reset enable, window watchdog will be activated. When timer counts down to zero starting from 0x1F, the system reset will be generated. Window watchdog overflow force reset function is also effective even during sleep mode.

10. Timer 0/1

Timer 0 is similar in type and structure to Timer 1. Both are 16-bit timers. Timer 1 has three working modes, and Timer 0 has four working modes. They provide basic timing and event counting operations.

In the "timer mode", the timer register is incremented every 12 or 4 system cycles when the timer clock is enabled.

In the "counter mode", the timing register of timer 0 will increase whenever it detects a falling edge on the corresponding input pin (T0 or PWM0) ; the timing register of timer 0 will increase whenever it detects a falling edge on the corresponding input pin (T1) .

10.1 Overview

Timer 0 and Timer 1 are fully compatible with standard 8051 timers.

Each timer consists of two 8-bit registers: {TH0 (0x8C): TL0 (0x8A)} and {TH1 (0x8D): TL1 (0x8B)}. Timers 0 and 1 work in four identical modes.

Timer0 and Timer1 modes are described below.

Mode	M1	M0	Function description
0	0	0	THx[7:0], TLx[4:0] form a 13-bit timer/counter
1	0	1	THx[7:0], TLx[7:0] form a 16-bit timer/counter
2	1	0	TLx[7:0] form 8-bit automatic reload timer/counter, reload from THx
3	1	1	TL0, TH0 are two 8-bit timer/counters, Timer1 stop counting

Register THx and TLx are special function registers, it has the function of storing the actual timer value. THx and TLx can be cascaded into 13-bit or 16-bit registers through mode options. Each time an internal clock pulse is received or a state transition occurs on the external timer pin, the value of the register is increased by one. The timer will start counting from the value loaded in the preset register until the timer overflows, at which time an internal interrupt signal will be generated. If the automatic reload mode of the timer is selected, the timer value will be reset to the initial value of the preload register and continue counting, otherwise the timer value will be reset to zero. Note that in order to get the maximum calculation range of the timer/counter, the preset register must be cleared first.

10.2 Related Register

10.2.1 Timer0/1 Mode Register TMOD

0x89	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMOD	GATE1	CT1	T1M1	T1M0	GATE0	CT0	T0M1	T0M0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7	GATE1:	Timer 1 gate control bit; 1= enable; 0= disable.
Bit6	CT1:	Timer 1 timing/counting selection bit; 1= counting; 0= timing.
Bit5~Bit4	T1M<1:0>:	Timer 1 mode selection bit; 00= Mode 0, 13-bit timer/counter; 01= Mode 1, 16-bit timer/counter; 10= Mode 2, 8-bit automatic reload timing /Counter; 11= Mode 3, stop counting.
Bit3	GATE0:	Timer 0 gate control bit; 1= enable; 0= disable.
Bit2	CT0:	Timer 0 timing/counting selection bit; 1= counting; 0= timing.
Bit1~ Bit0	T0M<1:0>:	Timer 0 mode selection bits; 00= Mode 0, 13-bit timer/counter; 01= Mode 1, 16-bit timer/counter; 10= Mode 2, 8-bit automatic reload timing /Counter; 11= mode 3, two independent 8-bit timers/counters.

10.2.2 Timer0/1 control register TCON

0x88	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7	TF1:	Timer1 counter overflow interrupt flag bit; 1= Timer1 counter overflows and enters the interrupt service routine. The hardware is automatically cleared; 0= Timer1 counter does not overflow.
Bit6	TR1:	Timer1 running control bit; 1= Timer1 is started; 0= Timer1 is closed.
Bit5	TF0:	Timer0 counter overflow interrupt flag bit; 1= Timer0 counter overflows, and the hardware is automatically cleared when entering the interrupt service routine; 0= Timer0 counter does not overflow.

Bit4	TR0: Timer0 running control bit; 1= Timer0 is started; 0= Timer0 is closed.
Bit3	IE1: External interrupt 1 flag bit; 1= External interrupt 1 generates an interrupt, and the hardware is automatically cleared when entering the interrupt service routine; 0= External interrupt 1 does not generate an interrupt.
Bit2	IT1: External interrupt 1 trigger mode control bit; 1= falling edge trigger; 0= low level trigger.
Bit1	IE0: External interrupt 0 flag bit; 1= External interrupt 0 generates an interrupt, and the hardware is automatically cleared when entering the interrupt service routine; 0= External interrupt 0 does not generate an interrupt.
Bit0	IT0: External interrupt 0 trigger mode control bit; 1= falling edge trigger; 0= low level trigger.

10.2.3 Timer0 Data Register Low bit TL0

0x8A	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TL0	TL07	TL06	TL05	TL04	TL03	TL02	TL01	TL00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 TL0<7:0>: Timer 0 low bit data register (also used as counter low bit).

10.2.4 Timer0 Data Register high bit TH0

0x8C	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TH0	TH07	TH06	TH05	TH04	TH03	TH02	TH01	TH00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 TH0<7:0>: Timer 0 high data register (also used as counter high bit).

10.2.5 Timer1 Data Register low bit TL1

0x8B	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TL1	TL17	TL16	TL15	TL14	TL13	TL12	TL11	TL10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 TL1<7:0>: Timer 1 low bit data register (also used as counter low bit).

10.2.6 Timer1 Data Register high bit TH1

0x8D	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TH1	TH17	TH16	TH15	TH14	TH13	TH12	TH11	TH10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 TH1<7:0>: Timer 1 high data register (also used as counter high bit).

10.2.7 Function Clock control register CKCON

0x8E	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CKCON	WTS2	WTS1	WTS0	T1M	T0M	--	--	T0CNTM
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	1	1	1

Bit7~Bit5 WTS<2:0>: WDT overflow time selection bit;

- 000= $2^{17} \times T_{sys}$;
- 001= $2^{18} \times T_{sys}$;
- 010= $2^{19} \times T_{sys}$;
- 011= $2^{20} \times T_{sys}$;
- 100= $2^{21} \times T_{sys}$
- 101= $2^{22} \times T_{sys}$;
- 110= $2^{24} \times T_{sys}$;
- 111= $2^{26} \times T_{sys}$.

Bit4 T1M: Timer1 clock source selection bit;

- 0= Fsys/12;
- 1= Fsys/4.

Bit3 T0M: Timer0 clock source selection bit;

- 0= Fsys/12;
- 1= Fsys/4.

Bit2~Bit1 -- Reserved. Shall be 1.

Bit0 T0CNTM: Timer0 counting selection bit;

- 0= PWM0 output;
- 1= T0 Port input;

10.3 Timer0/1 Interrupt

Timer0/1 can be enabled or disabled through the IE register, and the high/low priority can also be set through the IP register. The interrupt related bits are as follows:

10.3.1 Interrupt mask register IE

0xA8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IE	EA	ES1	ET2	ES0	ET1	EX1	ET0	EX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- | | |
|------|--|
| Bit7 | EA: Global interrupt enable Bit;
1= allow all interrupts that are not masked;
0= disable all interrupts. |
| Bit6 | ES1: UART1 interrupt enable bit;
1= enable UART1 interrupt;
0= disable UART1 interrupt. |
| Bit5 | ET2: TIMER2 total interrupt enable bit;
1= Enable all TIMER2 interrupts;
0= Disable all TIMER2 interrupts. |
| Bit4 | ES0: UART0 interrupt enable bit;
1= enable UART0 interrupt;
0= disable UART0 interrupt. |
| Bit3 | ET1: TIMER1 interrupt enable bit;
1= Enable TIMER1 interrupt;
0= Disable TIMER1 interrupt. |
| Bit2 | EX1: External interrupt 1 interrupt enable bit;
1= Enable external interrupt 1 interrupt;
0= Disable external interrupt 1 interrupt. |
| Bit1 | ET0: TIMER0 interrupt enable bit;
1= Enable TIMER0 interrupt;
0= Disable TIMER0 interrupt. |
| Bit0 | EX0: External interrupt 0 interrupt enable bit;
1= Enable external interrupt 0 interrupt;
0= Disable external interrupt 0 interrupt. |

10.3.2 Interrupt Priority control register IP

0xB8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IP	--	PS1	PT2	PS0	PT1	PX1	PT0	PX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 -- reserved, must be zero.
- Bit6 PS1: UART1 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit5 PT2: TIMER2 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit4 PS0: UART0 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit3 PT1: TIMER1 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit2 PX1: External interrupt 1 interrupt priority control bit;
 1= Set as high-level interrupt;
 0= Set as low-level interrupt.
- Bit1 PT0: TIMER0 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit0 PX0: External interrupt 0 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.

10.3.3 Timer0/1、INT0/1 Interrupt flag register TCON

0x88	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 TF1: Timer1 counter overflow interrupt flag bit;
 1= Timer1 counter overflows, automatically cleared by hardware when entering the interrupt service routine, or cleared by software;
 0= Timer1 counter does not overflow.
- Bit6 TR1: Timer1 running control bit;
 1= Timer1 is started;
 0= Timer1 is closed.
- Bit5 TF0: Timer0 counter overflow interrupt flag bit;
 1= Timer0 counter overflows, it is automatically cleared by hardware when entering the interrupt service routine, or can be cleared by software;
 0= Timer0 counter has no overflow.
- Bit4 TR0: Timer0 running control bit;
 1= Timer0 is started;
 0= Timer0 is closed.
- Bit3 IE1: External Interrupt 1 flag;
 1= External Interrupt 1 generates an interrupt, which is automatically cleared by hardware when entering the interrupt service routine, or cleared by software;
 0= External Interrupt 1 does not generate an interrupt.
- Bit2 IT1: External interrupt 1 trigger mode control bit;
 1= falling edge trigger;
 0= low level trigger.
- Bit1 IE0: External interrupt 0 flag bit;
 1= External interrupt 0 generates an interrupt, which is automatically cleared by hardware when entering the interrupt service routine, or it can be cleared by software;
 0= External interrupt 0 does not generate an interrupt.
- Bit0 IT0: External interrupt 0 trigger mode control bit;
 1= falling edge trigger;
 0= low level trigger.


The flag bit that generates an interrupt can be cleared by software, and the result is the same as cleared by hardware. In other words, you can generate interrupts by software (it is not recommended to generate interrupts by writing flag bits) or cancel pending interrupts.

The TF0 and TF1 flags can be cleared by writing 0 when the interrupt is not enabled.

10.4 Timer0 working mode


10.4.1 T0-Mode 0 (13-bit timer/counting mode)

In this mode, Timer0 is a 13-bit register. When all the bits of the counter are turned from 1 to 0, the timer 0 interrupt flag TF0 is set to 1. When TCON.4=1 and TMOD.3=0 or TCON.4=1, TMOD.3=1, T0G=1, the counting input is enabled to timer 0. (Set TMOD.3=1 to allow timer 0 to be controlled by external pin T0G for pulse width measurement). The 13-bit register consists of the lower 5 bits of TH0 and TL0. The upper 3 bits of TL0 should be ignored. The structure diagram of Timer0 mode 0 is shown in the following figure:




10.4.2 T0-Mode 1 (16-bit timer/counting mode)

Mode 1 is the same as mode 0, except that all 16 bits of the timer 0 data register run in mode 1. Timer0 mode 1 block diagram as shown below:



10.4.3 T0 - Mode 2 (8-bit auto reload timer / counter mode)

The timer register in mode 2 is an 8-bit counter (TL0) with auto-reload mode, as shown in the figure below. The overflow from TL0 not only sets TF0 to 1, but also reloads the contents of TH0 to TL0 by software. The value of TH0 remains unchanged during the reinstallation process. The structure diagram of Timer0 Mode 2 is shown in the figure below:




10.4.4 T0-Mode 3 (two independent 8-bit timers/counters)

Timer 0 in Mode 3 sets TL0 and TH0 as two independent counters. The logic of Timer 0 Mode 3 is shown in the figure below.

TL0 can work as a timer or counter, and use timer 0 control bits: such as CT0, TR0, GATE0, and TF0.

TH0 can only work as a timer, and uses the TR1 and TF1 flags of timer 1 and controls the interrupt of timer 1.


Mode 3 can be used when two 8-bit timers/counters are required. When timer 0 is in mode 3, timer 1 can be turned off by switching to its own mode 3, or it can still be used as a baud rate generator by the serial channel, or in any case that does not require timer 1 interrupts. In application. The structure diagram of Timer0 Mode 3 is shown in the figure below:



10.5 Timer1 working mode


10.5.1 T1-Mode 0 (13-bit timer/counting mode)

In this mode, Timer 1 is a 13-bit register. When all the bits of the counter are turned from 1 to 0, the timer 1 interrupt flag TF1 is set to 1. When TCON.6=1 and TMOD.7=0 or when TCON.6=1, TMOD.7=1 and T1G=1, the counting input is enabled to timer 1. (Setting TMOD.7=1 allows Timer 1 to be controlled by the external pin T1G for pulse width measurement). The 13-bit register consists of 8 bits of TH1 and the lower 5 bits of TL1. The upper three bits of TL1 should be ignored. The structure diagram of Timer1 mode 0 is shown in the figure below:




10.5.2 T1-Mode 1 (16-bit timer/counting mode)

Mode 1 is the same as mode 0, except that all 16 bits of the timer 1 register are running in mode 1. The block diagram of Timer1 mode 1 is shown in the figure below:



10.5.3 T1-Mode 2 (8-bit auto-reload timer/counting mode)

The timer 1 register in mode 2 is an 8-bit counter (TL1) with auto-reload mode, as shown in the figure below. The overflow from TL1 not only sets TF1 to 1, but also reloads the contents of TH1 to TL1 by software. The value of TH1 remains unchanged during the reinstallation process. The structure diagram of Timer1 Mode 2 is shown in the figure below:



10.5.4 T1-Mode 3 (stop counting)


Timer 1 in mode 3 stops counting, and its effect is the same as setting TR1=0.

11. Timer2

Timer 2 with additional compare/capture/reload functions is one of the core peripheral units. It can be used for various digital signal generation and event capture, such as pulse generation, pulse width modulation, pulse width measurement, etc.

11.1 Overview

The structure diagram of Timer 2 with additional compare/capture/reload register function is shown in the figure below



11.2 Related Register

11.2.1 Timer2 control register T2CON

0xC8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T2CON	T2PS	I3FR	CAPES	T2R1	T2R0	T2CM	T2I1	T2I0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7	T2PS:	Timer2 clock prescaler selection bit; 1= Fsys/24 ; 0= Fsys/12.
Bit6	I3FR:	Capture channel 0 input single edge selection and compare interrupt time selection bit; capture channel 0 mode: 1= capture rising edge to RLDL/RLDH register; 0= capture falling edge to RLDL/RLDH register. Compare channel 0 mode: 1= interrupt generated when TL2/TH2 and RLDL/RLDH are not equal to each other; interrupt generated when 0= TL2/TH2 and RLDL/RLDH are equal to not equal to each other;
Bit5	CAPES:	capture channel 1-3 input Single edge selection (valid for capture channels 1-3 together). 0= rising edge is captured to the CCL1/CCH1-CCL3/CCH3 register; 1= falling edge is captured to the CCL1/CCH1-CCL3/CCH3 register.
Bit4~Bit3	T2R<1:0>:	Timer2 loading mode selection bit; 0x= reloading prohibited; 10= loading mode 1: automatic reloading when Timer2 overflows; 11= loading mode 2: reloading on the falling edge of T2EX pin.
Bit2	T2CM:	Comparison mode selection; 1= comparison mode 1; 0= comparison mode 0.
Bit1~Bit0	T2I<1:0>:	Timer2 clock input selection bit; 00= Timer2 stop; 01= System clock frequency division (selected by T2PS control frequency division); 10= External pin T2 as event input (event counting mode); 11= External pin T2 is used as gate control input (Gated timing mode).

11.2.2 Timer2 Data Register low bit TL2

0xCC	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TL2	TL27	TL26	TL25	TL24	TL23	TL22	TL21	TL20
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 TL2<7:0>: Timer 2 low bit data register (also used as counter low bit).

11.2.3 Timer2 Data Register High bit TH2

0xCD	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TH2	TH27	TH26	TH25	TH24	TH23	TH22	TH21	TH20
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 TH2<7:0>: Timer 2 high data register (also used as counter low).

11.2.4 Timer2 compare/capture/auto-reload register low bit RLDL

0xCA	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RLDL	RLDL7	RLDL6	RLDL5	RLDL4	RLDL3	RLDL2	RLDL1	RLDL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 RLDL<7:0>: Timer 2 compare/capture/auto-reload register low bit.

11.2.5 Timer2 compare/capture/auto-reload register high bit RLDH

0xCB	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RLDH	RLDH7	RLDH6	RLDH5	RLDH4	RLDH3	RLDH2	RLDH1	RLDH0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 RLDH<7:0>: Timer 2 compare/capture/auto-reload register high bit.

11.2.6 Timer2 compare/capture channel1 Register low bit CCL1

0xC2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CCL1	CCL17	CCL16	CCL15	CCL14	CCL13	CCL12	CCL11	CCL10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 CCL1<7:0>: Timer 2 compare/capture channel 1 register low bit.

11.2.7 Timer2 compare/capture channel1 Register High bit CCH1

0xC3	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CCH1	CCH17	CCH16	CCH15	CCH14	CCH13	CCH12	CCH11	CCH10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 CCH1<7:0>: Timer 2 compare/capture channel 1 register High bit.

11.2.8 Timer2 compare/capture channel2 Register low bitCCL2

0xC4	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CCL2	CCL27	CCL26	CCL25	CCL24	CCL23	CCL22	CCL21	CCL20
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 CCL2<7:0>: Timer 2 compare/capture channel 2 register low bit

11.2.9 Timer2 compare/capture channel2 Register high bit CCH2

0xC5	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CCH2	CCH27	CCH26	CCH25	CCH24	CCH23	CCH22	CCH21	CCH20
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 CCH2<7:0>: Timer 2 compare/capture channel 2 register high bit

11.2.10 Timer2 compare/capture channel3 Register low bitCCL3

0xC6	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CCL3	CCL37	CCL36	CCL35	CCL34	CCL33	CCL32	CCL31	CCL30
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 CCL3<7:0>: Timer 2 compare/capture channel 3 register low bit.

11.2.11 Timer2 compare/capture channel3 Register high bit CCH3

0xC7	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CCH3	CCH37	CCH36	CCH35	CCH34	CCH33	CCH32	CCH31	CCH30
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 CCH3<7:0>: Timer 2 compare/capture channel 3 register high bit.

11.2.12 Timer2 compare/capture control register CCEN

0xCE	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CCEN	CMH3	CML3	CMH2	CML2	CMH1	CML1	CMH0	CML0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7~Bit6 CMH3-CML3: capture/compare mode control bit;
 00= capture/compare prohibited;
 01= capture operation is triggered on the rising or falling edge of channel 3 (CAPES selection) ;
 10= Compare mode enable;
 11= capture operation is triggered when writing CCL3 or the double-edge trigger of channel 3.
- Bit5~Bit4 CMH2-CML2: capture/compare mode control bit;
 00= capture/comparison disabled;
 01= capture operation is triggered on the rising or falling edge of channel 2 (CAPES selection);
 10= comparison mode enable;
 11= capture The operation is triggered when writing CCL2 or the double-edge trigger of channel 2.
- Bit3~Bit2 CMH1-CML1: capture/compare mode control bit;
 00= capture/compare disabled;
 01= capture operation is triggered on the rising or falling edge of channel 1 (CAPES selection);
 10= comparison mode enable;
 11= capture The operation is triggered when writing CCL1 or the double-edge trigger of channel 1.
- Bit1~Bit0 CMH0-CML0: capture/compare mode control bit;
 00= capture/comparison disabled;
 01= capture operation is triggered on the rising or falling edge of channel 0 (I3FR selection);
 10= comparison mode enable;
 11= capture The operation is triggered when RLDL is written or the double edge of channel 0 is triggered.

11.3 Timer2 Interrupt

Timer 2 can be enabled or disabled through the register IE, the total interrupt can also be set high/low priority through the IP register. Timer2 has 4 types of interrupts:

- ◆ timer overflow interrupt.
- ◆ Interrupt on the falling edge of external pin T2EX.
- ◆ Comparison is interrupted.
- ◆ Capture interrupt.

To set the Timer2 interrupt, you need to configure the global interrupt enable bit (EA=1), the Timer2 total interrupt enable bit (ET2=1), and the corresponding interrupt type enable bit (T2IE) of Timer2. The 4 types of interrupts of Timer2 share an interrupt vector. After entering the interrupt service routine, it is necessary to determine the relevant flag bit to determine which type has generated the interrupt.

11.3.1 Interrupt Related Register

11.3.1.1 Interrupt mask register IE

0xA8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IE	EA	ES1	ET2	ES0	ET1	EX1	ET0	EX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- | | | |
|------|------|--|
| Bit7 | EA: | global interrupt enable bit; |
| | 1= | allow all unmasked interrupts; |
| | 0= | disable all interrupts. |
| Bit6 | ES1: | UART1 interrupt enable bit; |
| | 1= | enable UART1 interrupt; |
| | 0= | disable UART1 interrupt. |
| Bit5 | ET2: | TIMER2 total interrupt enable bit; |
| | 1= | Enable all TIMER2 interrupts; |
| | 0= | Disable all TIMER2 interrupts. |
| Bit4 | ES0: | UART0 interrupt enable bit; |
| | 1= | enable UART0 interrupt; |
| | 0= | disable UART0 interrupt. |
| Bit3 | ET1: | TIMER1 interrupt enable bit; |
| | 1= | Enable TIMER1 interrupt; |
| | 0= | Disable TIMER1 interrupt. |
| Bit2 | EX1: | External interrupt 1 interrupt enable bit; |
| | 1= | Enable external interrupt 1 interrupt; |
| | 0= | Disable external interrupt 1 interrupt. |
| Bit1 | ET0: | TIMER0 interrupt enable bit; |
| | 1= | Enable TIMER0 interrupt; |
| | 0= | Disable TIMER0 interrupt. |
| Bit0 | EX0: | External interrupt 0 interrupt enable bit; |
| | 1= | Enable external interrupt 0 interrupt; |
| | 0= | Disable external interrupt 0 interrupt. |

11.3.1.2 Timer2 Interrupt mask register T2IE

0xCF	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T2IE	T2OVIE	T2EXIE	--	--	T2C3IE	T2C2IE	T2C1IE	T2C0IE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 T2OVIE: Timer2 overflow interrupt enable bit;
 1= Enable interrupt;
 0= Disable interrupt.
- Bit6 T2EXIE: Timer2 external load interrupt enable bit;
 1= Enable interrupt;
 0= Disable interrupt.
- Bit5~Bit4 -- Reserved, must be 0's.
- Bit3 T2C3IE: Timer2 compare channel 3 interrupt enable bit;
 1= Enable interrupt;
 0= Disable interrupt.
- Bit2 T2C2IE: Timer2 compare channel 2 interrupt enable bit;
 1= Enable interrupt;
 0= Disable interrupt.
- Bit1 T2C1IE: Timer2 compare channel 1 interrupt enable bit;
 1= Enable interrupt;
 0= Disable interrupt.
- Bit0 T2C0IE: Timer2 compare channel 0 interrupt enable bit;
 1= Enable interrupt;
 0= Disable interrupt.

If turn on the interrupt of Timer2, you also need to turn on the total interrupt enable bit ET2=1 (IE.5=1) of Timer2.

11.3.1.3 Interrupt Priority control register IP

0xB8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IP	--	PS1	PT2	PS0	PT1	PX1	PT0	PX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 -- reserved, must be zero.
- Bit6 PS1: UART1 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit5 PT2: TIMER2 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit4 PS0: UART0 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit3 PT1: TIMER1 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit2 PX1: External interrupt 1 interrupt priority control bit;
 1= Set as high-level interrupt;
 0= Set as low-level interrupt.
- Bit1 PT0: TIMER0 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit0 PX0: External interrupt 0 interrupt priority control bit;
 1= Set as high-level interrupt;
 0= Set as low-level interrupt.

11.3.1.4 Timer2 Interrupt flag register T2IF

0xC9	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T2IF	TF2	T2EXIF	--	--	T2C3IF	T2C2IF	T2C1IF	T2C0IF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 TF2: Timer2 counter overflow interrupt flag bit;
 1= Timer2 counter overflows and needs to be cleared by software;
 0= Timer2 counter does not overflow.
- Bit6 T2EXIF: Timer2 external load flag bit;
 1= Timer2 T2EX port generates a falling edge, which needs to be cleared by software;
 0= -
- Bit5~Bit4 -- Reserved, all must be 0.
- Bit3 T2C3IF: Timer2 compare/capture channel 3 flag bit;
 1= Timer2 compare channel 3 {CCH3:CCL3}={TH2:TL2} or capture channel 3 has a capture operation,
 which needs to be cleared by software.
 0= -
- Bit2 T2C2IF: Timer2 compare/capture channel 2 flag bit;
 1= Timer2 compare channel 2 {CCH2:CCL2}={TH2:TL2} or capture channel 2 has a capture operation,
 which needs to be cleared by software.
 0= -
- Bit1 T2C1IF: Timer2 compare/capture channel 1 flag bit;
 1= Timer2 compare channel 1 {CCH1:CCL1}={TH2:TL2} or capture channel 1 has a capture operation,
 which needs to be cleared by software.
 0= -
- Bit0 T2C0IF: Timer2 compare/capture channel 0 flag bit;
 1= Timer2 compare channel 0 {RLDH:RLDL}={TH2:TL2} or capture channel 0 has a capture operation,
 which needs to be cleared by software.
 0= -

11.3.2 Timer Interrupt

Timing is set by the interrupt enable register bit T2IE [7], the interrupt flag register review via T2IF [7]. When the Timer2 timer overflows, the timer overflow interrupt flag bit TF2 will be set.

11.3.3 External trigger Interrupt

External pin T2EX falling edge trigger interrupt enable bit is set by register T2IE[6], and the interrupt flag bit is checked by register T2IF[6]. When the T2EX pin falls along, the external load interrupt flag bit T2EXIF will be set.

11.3.4 Compare interrupt

All 4 compare channels support compare interrupts. The compare interrupt enable bit is set by the register T2IE[3:0], and the interrupt flag bit is checked by the register T2IF[3:0].

The comparison channel 0 can select the time when the comparison interrupt is generated, and when an interrupt is generated, the interrupt flag T2C0IF of the comparison channel 0 will be set to 1.

When I3FR = 0, TL2/TH2 and RLDL/RLDH will generate an interrupt from unequal to equal time;

When I3FR = 1, TL2/TH2 and RLDL/RLDH will be interrupted when they are equal to unequal;

The comparison channel 1~3 cannot select the interrupt generation time, and it is fixed to generate interrupts at the time when TL2/TH2 and CCxL/CCxH are not equal to equal. If an interrupt is generated, the corresponding compare channel interrupt flag T2CxIF will be set to 1..

11.3.5 Capture interrupt

4 capture channels all support external capture interrupt. The capture interrupt enable bit is set by the register T2IE[3:0], and the interrupt flag bit is checked by the register T2IF[3:0]. When a capture operation occurs, the interrupt flag T2CxIF of the corresponding capture channel is set to 1.

Note that the write capture mode will not generate an interrupt.

11.4 Timer2 function description

Timer 2 is a 16-bit up-counting timer with clock source from the system clock. Timer2 can be configured with the following functional modes:

- ◆ Timing mode.
- ◆ Reinstall mode.
- ◆ Gated timing mode.
- ◆ Event counting mode.
- ◆ Comparison mode.
- ◆ Capture mode.

Set different modes of Timer 2, which can be used for the generation of various digital signals and event capture, such as pulse generation, pulse width modulation, pulse width measurement, etc.

11.4.1 Timing mode


When the timing mode is used as a timer function, the clock source comes from the system clock. The prescaler provides 1/12 or 1/24 system frequency selection. The value of the prescaler is selected by the T2PS bit of the register T2CON. Therefore, the 16-bit timer register (consisting of TH2 and TL2) increments every 12 clock cycles or every 24 clock cycles.

11.4.2 Reload Mode

The reload mode of Timer 2 is selected by the T2R0 and T2R1 bits of the register T2CON. The block diagram of the reload structure is shown in the figure below.

In load mode 1: When the Timer2 counter rolls over from all 1s to 0 (counter overflows), not only the overflow interrupt flag bit TF2 is set to 1, but the Timer2 register automatically loads the 16-bit value from the RLDL/RLDH register, thereby overwriting the count value 0x0000, the required RLDL/RLDH value can be preset by software.

In load mode 2: The 16-bit reload operation from the RLDL/RLDH register is triggered by the falling edge of the corresponding T2EX input pin. When the falling edge of T2EX is detected, the external load interrupt flag bit T2EXIF is set to 1, and Timer2 automatically loads the 16-bit value of the RLDL/RLDH register as the initial value of the count.



11.4.3 Gated timing mode

Timer2 is used as a gated timer function, the external input pin T2 is used as the gated input of timer 2. If the T2 pin is high, the internal clock input is gated to the timer. T2 pin is low to stop counting. This function is often used to measure pulse width.

11.4.4 Event counting mode

Timer2 is used as the event counting function, the timer counter adds 1 to the falling edge of the external input pin T2. The external input signal is sampled in each system clock cycle. When the sampled input shows a high level in one cycle and a low level in the next cycle, the count is increased. In the next cycle, when the T2 pin changes from high to low, the new count value is updated to the timer data register.

11.4.5 Comparison mode


The comparison function includes two modes: comparison mode 0 and comparison mode 1, which are selected by the T2CM bit in the special function register T2CON. These two comparison modes can generate periodic signals and can change the duty cycle control mode. They are often used in pulse width modulation (PWM) and control situations that require continuous square wave generation, covering a wider range of applications.

The output channels of the comparison function are CC0, CC1, CC2, and CC3. Corresponding to the 16-bit comparison register {RLDH, RLDL}, {CCH1, CCL1}, {CCH2, CCL2}, {CCH3, CCL3} and the data register {TH2, TL2} the comparison result output signal.


The 16-bit stored value stored in the compare register is compared with the count value of the timer. If the count value in the data register matches the stored value, a transition of the output signal will be generated on the corresponding port pin. Interrupt flag bit.

11.4.5.1 Comparison mode 0

In mode 0, when the count value of the timer is equal to the comparison register, the comparison output signal changes from low level to high level. When the timer count value overflows, the comparison output signal becomes low level. The comparison output channel is directly controlled by two events: timer overflow and comparison operation. The structure block diagram of comparison mode 0 is shown in the following figure:




the output structure block diagram of comparison mode 0 is shown in the following figure:



11.4.5.1 Comparison mode 1

In comparison mode 1, usually when the output signal has nothing to do with the constant signal period, and the software determines the output signal adaptively Transition occasions.

If mode 1 is enabled, the software will write to the corresponding output register of the CC3 port, and the new value will not appear on the output pin until the next comparison match occurs. When the timer 2 counter matches the stored comparison value, the user can choose one of two ways to change the output signal or keep its old value. The block diagram of comparison mode 1 is shown in the figure below:



11.4.6 Capture mode

4 16-bit registers {RLDH, RLDL}, {CCH1, CCL1}, {CCH2, CCL2}, {CCH3, CCL3} as capture functions, each group of registers can be used to latch {TH2, TL2} The current 16-bit value. This function provides two different capture modes.

In Mode 0, an external event can latch the contents of Timer 2 into the capture register.

In mode 1, the capture operation occurs when writing the low byte (RLDL/CCL1/CCL2/CCL3) of the 16-bit capture register. This mode allows the software to read the content of {TH2, TL2} at runtime.

Capture channels 0~3 respectively select capture input pins CAP0~CAP3 as input source signals.

11.4.6.1 Capture mode 0

In capture mode 0, the positive transition, negative transition or positive and negative transition on the capture channel 0~3 (CAP0~CAP3) will generate a capture event. When a capture event occurs, the count value of the timer is locked in the corresponding capture register.


Whether the positive transition triggers the capture operation or the negative transition triggers the capture operation on the capture channel 0 depends on the I3FR bit of T2CON. I3FR=0, negative transition triggers capture; I3FR=1, positive transition triggers capture.

Whether the positive transition triggers the capture operation or the negative transition triggers the capture operation on the capture channels 1~3 depends on the CAPES bit of T2CON. CAPES=0, positive transition triggers capture; CAPES=1, negative transition triggers capture. The selected jump mode of capture channel 1~3 is that the same

capture channel 0~3 supports double jump capture operation at the same time. If the corresponding work mode control bit of the CCEN register is selected as 11, the channel supports the capture operation of double jump. It should be noted that this working mode also supports capture mode 1, that is, write operations can generate capture actions.

In capture mode 0, the external capture events of capture channels 0~3 can generate interrupts.

The structure diagram of capture mode 0 is shown in the following figure:




11.4.6.2 Capture mode 1

In capture mode 1, the capture operation event is the execution of the instruction to write the lower byte of the capture register. The write register signal (for example, write RLDL) starts the capture operation, and the written value has nothing to do with this function. After the write instruction is executed, the contents of Timer 2 will be latched into the corresponding capture register.

In capture mode 1, the capture event of capture channel 0~3 will not generate an interrupt request flag.

The structure diagram of capture mode 1 is shown in the figure below:



12. Timer 3/4 (Timer3/4)

Timer 3/4 is similar to timer 0/1, and is two 16-bit timers. Timer 3 has four working modes, and Timer 4 has three working modes. Compared with Timer0/1, Timer3/4 only provides timing operation.

When the timer is started, the value of the register is incremented every 12 or 4 system cycles.

12.1 Overview

Timer 3 and Timer 4 are composed of two 8-bit registers {TH3, TL3} and {TH4, TL4}. Timers 3 and 4 work in the same four modes. Timer3 and Timer4 modes are described as follows:

Mode	M1	M0	Function description
0	0	0	THx[7:0], TLx[4:0] form a 13-bit timer
1	0	1	THx[7:0], TLx[7:0] form a 16-bit timer
2	1	0	TLx[7:0] form a 8-bit auto-reload timer, reload from THx
3	1	1	TL3, TH3 is two 8-bit timers, Timer4 stops counting

12.2 Related Register

12.2.1 Timer3/4 control register T34MOD

0xD2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T34MOD	TR4	T4M	T4M1	T4M0	TR3	T3M	T3M1	T3M0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7	TR4: Timer4 running control bit; 1= Timer4 is started; 0= Timer4 is closed.
Bit6	T4M: Timer 4 clock selection bit; 1= Fsys/4; 0= Fsys/12.
Bit5~Bit4	T4M<1:0>: Timer 4 mode selection bits; 00= Mode 0, 13-bit timer; 01= Mode 1, 16-bit timer; 10= Mode 2, 8-bit auto-reload timer; 11= Mode 3, stop counting.
Bit3	TR3: Timer3 running control bit; 1= Timer3 is started; 0= Timer3 is closed.
Bit2	T3M: Timer 3 clock selection bit; 1= Fsys/4; 0= Fsys/12.
Bit1~Bit0	T3M<1:0>: Timer 3 mode selection bits; 00= Mode 0, 13-bit timer; 01= Mode 1, 16-bit timer; 10= Mode 2, 8-bit auto-reload timer; 11= Mode 3, two independent 8-bit timers.

12.2.2 Timer3 Data Register low bit TL3

0xDA	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TL3	TL37	TL36	TL35	TL34	TL33	TL32	TL31	TL30
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 TL3<7:0>: Timer 3 low-bit data register (also used as timer low-bit).

12.2.3 Timer3 Data Register high bit TH3

0xDB	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TH3	TH37	TH36	TH35	TH34	TH33	TH32	TH31	TH30
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 TH3<7:0>: Timer 3 low-bit data register (also used as timer high-bit).

12.2.4 Timer4 Data Register low bit TL4

0xE2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TL4	TL47	TL46	TL45	TL44	TL43	TL42	TL41	TL40
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 TL4<7:0>: Timer 4 low-bit data register (also used as timer low-bit).

12.2.5 Timer4 Data Register high bit TH4

0xE3	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TH4	TH47	TH46	TH45	TH44	TH43	TH42	TH41	TH40
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 TH4<7:0>: Timer 4 high-bit data register (also used as timer high-bit).

12.3 Timer3/4 Interrupt

Timer 3/4 can be enabled or disabled through the EIE2 register, and the high/low priority can also be set through the EIP2 register. The interrupt related bits are as follows:

12.3.1 Interrupt mask register EIE2

0xAA	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIE2	SPIIE	I2CIE	WDTIE	ADCIE	PWMIE	--	ET4	ET3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- | | | |
|------|--------|--|
| Bit7 | SPIIE: | SPI interrupt enable bit; |
| | 1= | enable SPI interrupt; |
| | 0= | disable SPI interrupt. |
| Bit6 | I2CIE | I ² C interrupt enable bit; |
| | 1= | Enable I ² C interrupt; |
| | 0= | Disable I ² C interrupt. |
| Bit5 | WDTIE: | WDT interrupt enable bit; |
| | 1= | Enable WDT overflow interrupt; |
| | 0= | Disable WDT overflow interrupt. |
| Bit4 | ADCIE: | ADC interrupt enable bit; |
| | 1= | enable ADC interrupt; |
| | 0= | disable ADC interrupt. |
| Bit3 | PWMIE: | PWM total interrupt enable bit; |
| | 1= | allow all PWM interrupts; |
| | 0= | disable all PWM interrupts. |
| Bit2 | -- | Reserved, must be zero. |
| Bit1 | ET4: | Timer4 interrupt enable bit; |
| | 1= | Enable Timer4 interrupt; |
| | 0= | Disable Timer4 interrupt. |
| Bit0 | ET3: | Timer3 interrupt enable bit; |
| | 1= | Enable Timer3 interrupt; |
| | 0= | Disable Timer3 interrupt. |

12.3.2 Interrupt Priority control register EIP2

0xBA	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIP2	PSPI	PI2C	PWDT	PADC	PPWM	--	PT4	PT3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 PSPI: SPI interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit6 PI2C: I²C interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit5 PWDT: WDT interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit4 PADC: ADC interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit3 PPWM: PWM interrupt priority control bit
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit2 -- Reserved, must be zero.
- Bit1 PT4: TIMER4 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit0 PT3: TIMER3 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.

12.3.3 Peripheral Interrupt flag register EIF2


0xB2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIF2	SPIIF	I2CIF	--	ADCIF	PWMIF	--	TF4	TF3
R/W	R	R	--	R/W	R	--	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 SPIIF: SPI general interrupt indicator bit, read-only;
 1= SPI generates an interrupt (this bit is automatically cleared after clearing the specific interrupt flag bit);
 0= SPI does not generate an interrupt.
- Bit6 I2CIF: I²C total interrupt indicator bit, read-only;
 1= I²C generates an interrupt (after clearing the specific interrupt flag bit, this bit is automatically cleared);
 0= I²C does not generate an interrupt.
- Bit5 -- Reserved, must be zero.
- Bit4 ADCIF: ADC interrupt flag bit;
 1= ADC conversion is completed and needs to be cleared by software;
 0= ADC conversion is not completed.
- Bit3 PWMIF: PWM general interrupt indicator bit, read-only;
 1= PWM generates an interrupt (this bit is automatically cleared after clearing the specific interrupt flag bit);
 0= PWM does not generate an interrupt.
- Bit2 -- Reserved, must be zero.
- Bit1 TF4: Timer4 timer overflow interrupt flag bit;
 1= Timer4 timer overflows, it is automatically cleared by hardware when entering the interrupt service routine, and can also be cleared by software;
 0= Timer4 timer has no overflow.
- Bit0 TF3: Timer3 timer overflow interrupt flag bit;
 1= Timer3 timer overflows, it is automatically cleared by hardware when entering the interrupt service routine, and can also be cleared by software;
 0= Timer3 timer has no overflow.

12.4 Timer3 working mode


12.4.1 T3-Mode 0 (13-bit timer mode)

In this mode, Timer3 is a 13-bit register. When all the bits of the timer are turned from 1 to 0, the timer 3 interrupt flag TF3 is set to 1. The 13-bit register is composed of TH3 and TL3 low 5 bits. The upper 3 bits of TL3 should be ignored. The structure diagram of Timer3 Mode 0 is shown in the figure below:



12.4.2 T3-Mode 1 (16-bit timing mode)


Mode 1 is the same as Mode 0, except that all 16 bits of the Timer 3 register run in Mode 1. The structure diagram of Timer3 mode 1 is shown in the figure below:





12.4.3 T3-Mode 2 (8-bit auto-reload timing mode)

The timer 3 register in mode 2 is an 8-bit timer (TL3) with auto-reload mode, as shown in the figure below. The overflow from TL3 not only sets TF3 to 1, but also reinstalls the contents of TH3 to TL3 by software. The value of TH3 remains unchanged during reinstallation. The structure diagram of Timer3 Mode 2 is shown in the figure below:




12.4.4 T3-Mode 3 (two separate 8-bit timers)

Timer 3 in Mode 3 sets TL3 and TH3 as two independent timers. The logic of Timer 3 Mode 3 is shown in the figure below. TL3 works as an 8-bit timer and uses timer 3 control bits: such as TR3, and TF3.

TH3 works as an 8-bit timer, and uses the TR4 and TF4 flags of timer 4 and controls the timer 4 interrupt.


Mode 3 can be used when two 8-bit timers are required. When timer 3 is in mode 3, timer 4 can be turned off by switching to its own mode 3, or it can still be used as a baud rate generator by the serial channel, or in any case that does not require timer 4 interrupts. In application. The structure diagram of Timer3 Mode 3 is shown in the figure below:



12.1 Timer4 working mode


12.1.1 T4-Mode 0 (13-bit timing mode)

In this mode, Timer 4 is a 13-bit register. When all the bits of the timer are flipped from 1 to 0, the timer 4 interrupt flag TF4 is set to 1. The 13-bit register consists of 8 bits of TH4 and the lower 5 bits of TL4. The upper three bits of TL4 should be ignored. The structure diagram of Timer4 Mode 0 is shown in the figure below:




12.1.2 T4-Mode 1 (16-bit timing mode)

Mode 1 is the same as Mode 0, except that all 16 bits of the Timer 4 register run in Mode 1. The structure diagram of Timer4 Mode 1 is shown in the figure below:



12.1.3 T4- Mode 2 (8-bit auto-reload timing mode)

The Timer 4 register in mode 2 is an 8-bit timer (TL4) equipped with auto-reload mode, as shown in the figure below. The overflow from TL4 not only sets TF4 to 1, but also reloads the contents of TH4 to TL4 by software. The value of TH4 remains unchanged during reinstallation. The structure diagram of Timer4 mode 2 is shown in the figure below:



12.1.4 T4-Mode 3 (stop counting)

Timer 4 in mode 3 stops counting, and its effect is the same as setting TR4=0.

13. LSE Timer (LSE_Timer)

13.1 Overview

LSE timer is a 16-bit up-counting timer with a clock source from the external low-speed clock LSE. When using the LSE timer function, you should first set the LSE module to be enabled, wait for the LSE clock to stabilize (about 1.5s), and then set the LSE count enable. The counter adds 1 to the count value at the rising edge of the LSE clock. When the count value is equal to the timing value, the interrupt flag bit LSECON[0] is set to 1, and the counter starts counting from 0 again. The timing value is set by the register {LSECRL[7:0], LSECRH[7:0]}.

If the LSE timing function is configured before sleep, the LSE oscillator and LSE timer can continue to work when the chip sleeps without being affected. If the LSE timer wake-up function is set before sleep, when the count value is equal to the timer value, the system will wake up.

13.2 Related Register

13.2.1 LSE Timer Data Register low 8 bit LSECRL

F694H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
LSECRL	LSED7	LSED6	LSED5	LSED4	LSED3	LSED2	LSED1	LSED0
Read/write	R/W							
reset Value	1	1	1	1	1	1	1	1

Bit7~Bit0

LSED<7:0>: LSE timing/wake-up time data lower 8 bits.

13.2.2 LSE Timer Data Register high 8 bit LSECRH

F695H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
LSECRH	LSED15	LSED14	LSED13	LSED12	LSED11	LSED10	LSED9	LSED8
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	1	1	1	1	1	1	1	1

Bit7~Bit0

LSED<15:8>: LSE timing/wake-up time data upper 8 bits.

13.2.3 LSE Timer control register LSECON

F696H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
LSECON	LSEEN	LSEWUEN	LSECNTEN	LESTA	LSEIE	--	--	LSEIF
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7	LSEEN:	LSE module enable control; 1= enable; 0= disable.
Bit6	LSEWUEN:	LSE timer wake-up enable control; 1= enable; 0= disable.
Bit5	LSECNTEN:	LSE is used for timer counting enable control; 1= enable; 0= disable.
Bit4	LESTA:	LSE stable status bit, read-only; 1= LSE is stable; 0= LSE is not stable.
Bit3	LSEIE:	LSE is used as timer interrupt enable control; 1= enable; 0= disable.
Bit2~Bit1	--	reservations required both 0.
Bit0	LSEIF:	LSE as timer interrupt flag bit (cleared by software); 1= generate interrupt. 0= No interrupt is generated or the interrupt is cleared.

13.3 Interrupt and sleep wakeup

LSE timer can enable or disable interrupt through LSECON register, set high/low priority through EIP1 register, and the related bits of interrupt are as follows.

0xB9	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIP1	--	PLSE	PLVD	--	PP3	PP2	PP1	PP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7	--	reserved, shall be 0.
Bit6	PLSE	Low speed oscillator timer Interrupt Priority control bit 1= set as high-level interrupt; 0= set as low-level interrupt.
Bit5	PLVD	LVD voltage monitoring Interrupt Priority control bit 1= set as high-level interrupt; 0= set as low-level interrupt.
Bit4	--	reserved, shall be 0.
Bit3	PP3:	P3 port Interrupt Priority control bit; 1= set as high-level interrupt; 0= set as low-level interrupt.
Bit2	PP2:	P2 port Interrupt Priority control bit; 1= set as high-level interrupt; 0= set as low-level interrupt.
Bit1	PP1:	P1 port Interrupt Priority control bit; 1= set as high-level interrupt; 0= set as low-level interrupt.
Bit0	PP0:	P0 port Interrupt Priority control bit; 1= set as high-level interrupt; 0= set as low-level interrupt.

When the count value of the LSE timer is equal to the timing value, the timer interrupt flag bit LSEIF is set to 1. If the global interrupt is enabled (EA=1) and the LSE timer interrupt is enabled (LSEIE=1), the CPU will execute the interrupt service routine.

To use LSE timer interrupt to wake up the sleep mode, you need to turn on LSEEN, LSECNT, LSEWIEN before sleep, and set the time from sleep state to wakeup{LSECRH[7:0],LSECRL[7:0]}. If the global interrupt enable and LSE interrupt enable are turned on before the sleep, after the sleep wakes up, the interrupt service routine will be executed first, and the next instruction of the sleep instruction will be executed after the interrupt returns.

◦

13.4 Function description

To use the LSE timer function, you need to set LSEEN=1 to enable the LSE timer function module, and then wait for the LSE clock stable status bit LSETA=1, and then configure the LSE timing value {LSECRH[7:0], LSECRL[7 :0]}, finally set LSECNT=1, enable LSE counting, and turn on the LSE counting function. The LSE timer starts counting from 0. When the count value is equal to the timing value, the interrupt flag is set to 1, and the timing value is updated to the value in the timer data register (that is, the LSE timing value is the last time before the count value and the timing value are equal Write the value of {LSECRH[7:0], LSECRL[7:0]}). The minimum timer value of the timer is 1. If the timer value is set to 0, the timer defaults to 1 as the timer value. The formula for calculating the timing time of the LSE timer is as follows:

$$\text{LSE timing time} = \frac{1}{32.768} \times (\{ \text{LSECRH}[7:0], \text{LSECRL}[7:0] \} + 1) \text{ ms}$$

If any bit of LSEEN, LSECNTEN, LSETA is 0, the count value of LSE will be cleared..

14. Wake up Timer (WUT)

14.1 Overview

Wake Up Timer is a 12-bit, up-counting timer used for wake-up from sleep and a clock source from the internal low-speed clock LSI. It can be used to wake up the system regularly in sleep mode. Configure the timing wake-up time before the system enters sleep, and enable the timing wake-up function. When the chip enters the sleep mode, the WUT starts counting, and when the count value is equal to the set value, the chip enters the sleep wake-up waiting state.

14.2 Related Register

14.2.1 WUTCRH Register

0xBD	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WUTCRH	WUTEN	TIMER_OV	WUTPS1	WUTPS0	WUTD11	WUTD10	WUTD9	WUTD8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7 WUTEN: Timed wake-up function enable bit;
 1= Timed wake-up function is turned on;
 0= Timed wake-up function is turned off.

Bit6 TIMER_OV: Timer Over flow status bit;
 1= Timer Overflow;
 0= Software clear to 0.

Bit5~Bit4 WUTPS<1:0>: Timer wake-up counter clock division bits;
 00= F/1;
 01= F/8;
 10= F/32;
 11= F/256 .

Bit3~Bit0 WUTD<11:8>: upper 4 bits of the timing wake-up time data.

14.2.2 WUTCRLRegister

0xBC	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WUTCRL	WUTD7	WUTD6	WUTD5	WUTD4	WUTD3	WUTD2	WUTD1	WUTD0
Read/Write	R/W							
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 WUTD<7:0>: Lower 8 bits of timing wake-up time data

14.3 Function description

The principle of the internal wake-up timer is: after the system enters the sleep mode, the CPU and all peripheral circuits stop working, and the internal low-power oscillator LSI starts to work, and its oscillation clock is 125KHz ($T_{LSI} \approx 8\mu s$). Provide clock for WUT counter.

There are two internal wake-up timing registers: WUTCRH and WUTRCL.

Bit 7 of the WUTCRH register is the internal timing wake-up enable bit:

- WUTEN=1: Turn on the timing wake-up function;
- WUTEN=0: Turn off the timing wake-up.

{WUTCRH[3:0] and WUTCRL[7:0]} form a 12-bit timing wake-up data register. After entering sleep mode, the WUT counter starts timing. When the value of the WUT counter equals the value of the timing wake-up data register, the system oscillator is started , Enter the wake-up waiting state.

Timing wake-up time: $T=(WUTD[11:0]+1) \times WUTPS \times T_{LSI}$

15. Baud rate timer (BRT)

15.1 Overview

The chip has one 16-bit baud rate timers BRT, mainly providing the clock for the UART module.

15.2 Related Register

15.2.1 BRT module control register BRTCON

F5C0H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BRTCON	BRREN	--	--	--	--	BRTCKDIV2	BRTCKDIV1	BRTCKDIV0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7 BRREN: BRT timer enable bit;
1= Enable;
0= prohibit.

Bit6~Bit3 -- Reserved, all must be 0;

Bit2~Bit0 BRTCKDIV<2:0> BRT timer prescaler selection bit;
000= Fsys/1;
001= Fsys/2;
010= Fsys/4;
011= Fsys/8;
100= Fsys/16;
101= Fsys/32;
110= Fsys/64;
111= Fsys/128.

15.2.2 BRT timer data load low 8-bit Register BRTDL

F5C1H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BRTDL	BRTDL7	BRTDL6	BRTDL5	BRTDL4	BRTDL3	BRTDL2	BRTDL1	BRTDL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 BRTDL<7:0>: BRT timer load value lower 8 bits;

15.2.3 BRT timer data load high 8 bits register BRTDH

F5C2H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BRTDH	BRTDH7	BRTDH6	BRTDH5	BRTDH4	BRTDH3	BRTDH2	BRTDH1	BRTDH0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 BRTDH<7:0>: BRT timer load value Upper 8 bits;

15.3 Function Description

BRT has a 16-bit up counter, its clock comes from the prescaler circuit, the prescaler clock is The timer prescaler selection bit BRTCKDIV is determined, and the initial value of the counter is loaded by {BRTDH, BRTDL}

When the timer enable bit BRTEN=1, the counter starts to work. When the value of the 16-bit counter is equal to FFFFH, the BRT counter overflows. After overflow, the initial value of the count is automatically loaded into the counter, and then the count is restarted.

The overflow signal of the BRT counter is specially provided to the UART module as the clock source of the baud rate. When it overflows, no interrupt will be generated, and there is no corresponding interrupt structure. In the debug mode of BRT, its clock will not stop. If the UART module has started sending or receiving data, even if the chip enters the pause state, the UART will complete the entire sending or receiving process.

BRT timer overflow rate:

$$\text{BRTov} = \frac{\text{Fsys}}{(65536 - \{\text{BRTDH}, \text{BRTDL}\}) \times 2^{\text{BRTCKDIV}}}$$

16. Buzzer driver (BUZZER)

16.1 Overview

Buzzer driver module is composed of an 8-bit counter, a clock driver, and a control register. The buzzer driver output is a 50% duty square wave, the frequency is set by the registers BUZCON and BUZDIV, and its frequency output can cover a wider range.

16.2 Related Register

16.2.1 BUZZER control register BUZCON

0xBF	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BUZCON	BUZEN	--	--	--	--	--	BUZCKS1	BUZCKS0
R/W	R/W	R	R	R	R	R	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7 BUZEN: BUZZER enable bit;

1= enable;

0= disable.

Bit6~Bit2 -- Reserved, must be 0's.

Bit1~Bit0 BUZCKS<1:0>: BUZZER division ratio selection bits;

00= Fsys/8;

01= Fsys/16;

10= Fsys/32;

11= Fsys/64.

16.2.2 BUZZER frequency control register BUZDIV

0xBE	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BUZDIV	BUZDIV7	BUZDIV6	BUZDIV5	BUZDIV4	BUZDIV3	BUZDIV2	BUZDIV1	BUZDIV0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 BUZDIV<7:0>: BUZZER frequency selection bit;

0x00= no square wave output;

others = $F_{buz} = F_{sys}/(2 \cdot CLKDIV \cdot BUZCKS)$.

Note: It is not recommended to modify BUZDIV during BUZEN=1

16.3 Function description

When using the buzzer, you need to configure the corresponding port as a buzzer driver output port. For example, to configure P24 as a buzzer driver output port, the configuration is as follows:

P24CFG = 0x18; // P24 is configured as a buzzer driver output port.

By configuring the relevant registers of the buzzer driver module, you can set the buzzer driver output port to output differently. Frequency of. For example:

- 1) Set Fsys= 8MHz, BUZCKS<1:0>=01, BUZDIV=125 The
output frequency of the buzzer driver is: $F_{buz}=8\text{MHz}/(2*125)/16= 2\text{KHz}$
- 2) Set Fsys=16MHz, BUZCKS<1:0 >=11, BUZDIV=125
buzzer driver output frequency: $F_{buz}=16\text{MHz}/(2*125)/64= 1\text{KHz}$
- 3) set Fsys=24MHz, BUZCKS<1:0>=11, BUZDIV=94
buzzer driver output The frequency is: $F_{buz}=24\text{MHz}/(2*94)/64= 2\text{KHz}$

Choose different system clock frequency and buzzer driver clock division ratio to get different output frequency. The buzzer driver output frequency is shown in the following table:

BUZCKS<1:0>	Fbuz@Fsys=8MHz	Fbuz@Fsys=16MHz	Fbuz@Fsys=24MHz	Fbuz@Fsys=48MHz
00	2Khz~500Khz	4Khz~1Mhz	6Khz~1.5Mhz	12Khz~3Mhz
01	1Khz~250Khz	2Khz~500Khz	3Khz~750Khz	6Khz~1.5Mhz
10	0.5Khz~125Khz	1Khz~250Khz	1.5Khz~375Khz	3Khz~750Khz
11	0.25Khz~62.5Khz	0.5Khz~125Khz	0.75Khz~187.5Khz	1.5Khz~375Khz

17. Enhanced PWM Module

17.1 Overview

17.1.1 Function

The enhanced PWM module supports 6-channel PWM generators, which can be configured as independent 6-channel PWM outputs (PG0-PG5), or 3 pairs of complementary PWM output with dead-zone programming generators, where PG0-PG1, PG2-PG3, PG4-PG5 are in pair.

Each pair of PWM shares an 8-bit prescaler, there are 6 groups of clock frequency division module, they offer 5 types of frequency division factors (1,1/2,1/4,1/8,1/16). Each PWM output has an independent 16-bit period register for control, on top of that, there is an 16-bit comparator used for adjusting the duety cycle. The 6 Channels PWM generator provides 25 interrupt flags, the period of relevant PWM channel or duty-cycle is matching with the period counter, it will generate interrupt flag, each channel of PWM has its enable bit independently.

Each channel of PWM can be configured to Single mode (which generates 1 cycle of the signal) or looping mode (which outputs PWM waveform continuously).

17.1.2 Feature


Enhanced PWM module has the following features:

- ◆ 6 independent 16-bit PWM control modes.
 - 6 independent outputs: PG0, PG1, PG2, PG3, PG4, PG5;
 - 3 sets of complementary PWM pair outputs: (PG0-PG1), (PG2-PG3), (PG4-PG5), programmable dead time can be inserted;
 - Three groups of synchronous PWM pair output: (PG0-PG1), (PG2-PG3), (PG4-PG5), each group of PWM pair pins are synchronized.
- ◆ Support group control, PG0, PG2, PG4 output synchronization, PG1, PG3, PG5 output synchronization.
- ◆ Support Single mode or auto-reload mode.
- ◆ Support two modes of edge alignment and center alignment.
- ◆ The center-aligned mode supports symmetric counting and asymmetric counting.
- ◆ In complementary PWM pair supports programmable dead-zone generators
- ◆ Each PWM has independent polarity control.
- ◆ Hardware brake protection and recovery function (external FB trigger, Software Trigger, ADC comparison event trigger).
- ◆ The PWM edge or cycle can trigger the start of AD conversion.

17.2 Configuration

17.2.1 Functional Block Diagram

The structure diagram of Enhanced PWM is shown in the figure below:




17.2.2 Functional description of individual modules

The enhanced PWM Module is composed of a PWM counter module, an output comparison unit, a waveform generator, a fault detection and an output controller.


PWM Counter:

System clock inputs into enhanced PWM module, through prescaler frequency divider and clock frequency divider, it divided the system clock frequency to get the 6 PWM counter clocks; period register (PWMPnH, PWMPnL) forms 16-bit control register and is used to configure 6 PWM counter counting period. To prevent the PWM period configuration been randomly modified during the PWM execution, Period buffer register is designed. If PWM configured to be continuous operation mode (PWMDnCNTM=1), at each zero point of each PWM, module will automatically load the value of period register into period buffer register.

PWM counter has 2 counting modes: down count mode and up-down count mode. The down count mode is shown as below figure:



The up-down count mode is shown as below figure:



OCU:

Output comparison module is composed by duty-cycle register (PWMDnH, PWMDnL), it is used to configure the PWM duty-cycle of the 6 channels. To prevent the PWM duty-cycle configuration been randomly modified during the PWM execution, Duty buffer register is designed and comparing with PWM counter in order to control the flipping of voltage output level. If PWM configured to be continuous operation mode (PWMMnCNTM=1), at each zero point of each PWM, module will automatically load the value of Duty-cycle register into Duty buffer register.

WFG:

Waveform generator is composed by dead band control unit and output polarity control unit. The module outputs are specifically designed for dead-zone complementary, PWM01DT/PWM23DT/PWM45DT are used to configure PWM dead-zone time; Plus polarity control register (PWMPINV) to control the polarity of PWM output.

Fault Detection (brake Function):

The fault detection module is embedded in enhanced PWM module, it is configured to detect the fault in input source, it is made to protect system and preventing component damage. Once the fault signal input detection is valid, the PWM output will be forced to switch off. In order to adapt to different driving requirements, the turn-off level can be configured through PWM brake data register: PWMFBKD.

Mask output:

For special application scenario such as square motor control, mask output is extremely important. Each channel of PWM has its own independent mask control bit and mask data bit, the values are configured through mask control register PWMMASKE and mask data register PWMMASKD.

When mask output is disabled PWMMnMASKE=0, PWMMn outputs normal PWM waveform;

When mask output is enabled, PWMMnMaskE=1, PWMMn outputs data value in mask Register PWMMnMASKD.

Output controller:

Output controller is used to control the status of output of PWM. PWM output enable control register PWMOE is used to configure enablement of outputs of all channels. While fault is detected and PWM is required to be forced cut-off, MCU can output respective voltage level based on the configuration in Brake data register PWMFBKD in order to support the needs of various external peripherals.

17.2.3 Related IO Port Description

While using enhanced PWM module, the respective port shall be configured to PWM Channel, PWM channel is indicated as PG0-PG5 on pin assignment diagram, which are correspondingly mapped to PWM Channel0 to Channel5. As you can tell, different PWM channel can be mapped to a single Port, while the same PWM channel can also be allocated to different ports, this feature made PWM module function to be able to adapt various of packaging and flexible PCB layout requirements.

PWM channel allocation can be done via respective port configuration register control, for example:

```
P13CFG=0x12;//Choose P13 is configured to PG0 channel  
P14CFG=0x13;//Choose P14 is configured to PG1 channel  
P15CFG=0x14;//Choose P15 is configured to PG2 channel  
P16CFG=0x15;//Choose P16 is configured to PG3 channel  
P17CFG=0x16;//Choose P17 is configured to PG4 channel  
P22CFG=0x17;//Choose P22 is configured to PG5 channel
```

17.3 Enhanced PWM operation

17.3.1 Load-update mode

There are two load mode of the counter: single mode and auto-load mode. In single mode, period and duty-cycle related configuration data are loaded at the beginning of the counter operation. In Auto-load mode, period and duty-cycle related configuration data are loaded automatically while PWM counting period reach to zero.

Due to the facts that PWM is using double buffer structure, during operation of PWM, if value of some of the operational registers:PWMPnL/PWMPnH/ PWMDnL/PWMDnH/PWMDDnL/PWMDDnH are changed, the PWM output waveform will not be modified immediately, the changed value will only be loaded into respective buffer while PWM count number reach to zero. Due to the design structure, while period, duty-cycle configuration data changed, it will not immediately change the output waveform shape of in the current cycle, the respective changes will appear on the PWM waveform in the next cycle. Thus any PWM related configuration data adjustments will not affect the current cycle of operation as a whole.

In high speed application, it is possible that when the loading point is arrived, the writing operation into the register is not yet completed. In order to prevent the undesired scenario occurs such as part of the operational configuration data are loaded, while the other parts are not loaded, PWM module provided load enable bit.


After modifying respective operational register, we need to upload enable bit PWMnLE to 1 in PWMLOADEN register, After period and duty cycle loading completed, PWMnLE bit will be automatically set to zero. The program can read this bit to indicate whether the related register has completely loaded the value into the actual circuit. If PWMnLE=0, it means the value has been loaded, and will impact the output PWM waveform; if PWMnLE=1, then it means the value has not been loaded, the current PWM waveform has not yet changed, and will change the value of the register before the next loading point. If we need to update the value of related operational register again, it is also needed to set the PWMnLE=1 to 1.

Note: when PWMnLE=1, the modification of period and duty-cycle register might causing unexpected result. Recommended sequence is to modify period and duty-cycle register content, set load enable bit PWMnLE to 1, then wait for loading to be completed (via polling PWMnLE=0).


17.3.2 Single counting mode

Single counting mode is a mode whereby PWM counter will work only 1 PWM cycle, and then PWM counter will stop operation. When single counting mode is completed, PWM counting enable control bit will be clear to zero by hardware ($PWMnCNTE=0$), restart the signle counting mode can be done via enable PWM counting enable control bit again ($PWMnCNTE=1$). The single counting mode can be selected via PWM counting mode control register $PWMCNTM$.

In edge-alignment mode, the timing sequence diagram of single counting mode is shown in following figure:



In Center-alignment mode, the timing sequence diagram of single counting mode is shown in following figure:



17.3.3 Edge alignment mode

In edge-alignment mode, PWM counter uses down count mode, 16-bit PWM counter CNTn has initial value set as PWMPn, it will start to count down from this value until the counting value becomes zero, then the MCU will automatically load the value of period register to CNTn to start the counting operation of the next PWM cycle.

When the value of CNTn is equal to the value of PWMDn of Duty Cycle register, PGn output will be set to high voltage level; CNTn continuous to count down to zero, while PGn will be set to low voltage (when PWM selection to be reverse-phased, the voltage level of the output will follow the opposite of the above description).

The relevant parameters of edge-alignment mode are as following:


$$\text{Duration of high voltage level} = (\text{PWMDn}+1) \times T_{\text{pwm}}$$

$$\text{Period} = (\text{PWMPn}+1) \times T_{\text{pwm}}$$

$$\text{Duty Cycle} = \frac{\text{PWMDn}+1}{\text{PWMPn}+1}$$


While PWMDn=0, duty cycle is 0%.

One example of edge-alignment mode, period and duty cycle remain constant timing sequence diagram is shown as below:






One example of edge-alignment mode, period varies timing sequence diagram is shown as below:



One example of edge-alignment mode, duty cycle varies timing sequence diagram is shown as below:



17.3.4 Center alignment mode

17.3.4.1 Symmetric counting

In center-alignment counting mode, PWM counting use up-down count mode, 16-bit PWM count CNTn start from zero and count upwards, when CNTn reaches PWMPn, the PWM counter will start to count downwards till zero, the subsequent PWM cycle will repeat the same sequence as such.

On the up-counting edge, when the value of CNTn is equal to the value of the duty cycle RegisterPWMDn, the level of PGn flips and becomes a high level; on the down-counting edge, when the value of CNTn is equal to the value of the duty cycle RegisterPWMDn When , the output level of PGn flips and becomes a low level (when the PWM is selected as the inverting output, the output level is just the opposite of the above description).

When counting upwards, when the value of CNTn is equal to the value of duty-cycle register PWMDn, the output voltage level of PGn will flip, turn into high voltage level; when counting downwards, when the value of CNTn is equal to the value of duty-cycle register PWMDn, the output voltage level of PGn will flip, turn into low voltage level (when PWM selection to be reverse-phased, the voltage level of the output will follow the opposite of the above description).

The relevant parameters of symmetric counting are as following:


$$\text{Duration of high voltage level} = (\text{PWMPn} \times 2 - \text{PWMDn} \times 2 - 1) \times T_{\text{pwm}}$$

$$\text{period} = (\text{PWMPn}) \times 2 \times T_{\text{pwm}}$$


$$\text{duty cycle} = \frac{\text{PWMPn} \times 2 - \text{PWMDn} \times 2 - 1}{\text{PWMPn} \times 2}$$

When PWMDn is set to 0, duty cycle is 100%.

One example of timing sequence diagram for center alignment symmetric counting mode, period and duty cycle remain constant is shown as below:



One example of timing sequence diagram for center alignment symmetric counting mode, duty cycle various is shown as below:



17.3.4.2 Asymmetric counting

The center-aligned asymmetric counting mode is a very important feature in motor control domain, The working mode of PWM counter is still up-down counting.

Under this working mode, there are 2 comparision registers: PWMDn, PWMDDn. The 16-bit PWM count CNTn will start counting upwards from zero, when CNTn reaches PWMDn, the output voltage level will flip from low voltage level to high voltage level, then CNTn continue counting upwards till PWMPn, then CNTn start to count downwards, during the count down, when CNTn=PWMDDn, PGn will flip to low voltage level, then it will continue counting down till zero. To start the asymmetric counting PWM mode, the control bit ASYMEM needs to be set to 1.

The relevant parameters of asymmetric counting are as following:


$$\text{Duration of high voltage level} = (\text{PWMPn} \times 2 - \text{PWMDn} - \text{PWMDDn} - 1) \times T_{\text{pwm}}$$

$$\text{Period} = (\text{PWMPn}) \times 2 \times T_{\text{pwm}}$$

$$\text{Duty cycle} = \frac{\text{PWMPn} \times 2 - \text{PWMDn} - \text{PWMDDn} - 1}{\text{PWMPn} \times 2}$$

When PWMDn=0 and PWMDDn=0, duty cycle is 100%.

One example of timing sequence diagram of Center-aligned asymmetric mode is shown as below:




17.3.5 Complementary mode with dead band

In actual motor control application, the PWM signal used in driving inverter bridge requires to be able to generate complementary outputs, that is, the signal drives the upper bridge arm shall be in inverted phase of the signal drives the lower bridge arm.

In Enhanced PWM module, 6 Channle PWM can be configured into 3 pairs of complementary signals: PWM0 and PWM1, PWM2 and PWM3, PWM4 and PWM5. The periods and duty cycles of PWM1, PWM3, PWM5 are determined by respective registers of PWM0, PWM2 and PWM4.

The timing sequence diagram of complementary mode without dead-zone is shown as following:



In typical motor control application, the ideal PWM signal flips the voltage at the exact same moment, due to the delay of MOS transistor during switching on and off, there will be period where the power source connects to the group directly, which damages the power transistor. To prevent this, PWM with dead time becomes extremely important. In complementary mode, each pair of complementary PWM supports insertion of dead time. The inserted dead time is as following:

PWM0/1 dead time: $(\text{PWM01DT}+1) * T_{\text{PWM0}}$


PWM2/3 dead time: $(\text{PWM23DT}+1) * T_{\text{PWM2}}$

PWM4/5 dead time: $(\text{PWM45DT}+1) * T_{\text{PWM4}}$

T_{PWM0} , T_{PWM2} , T_{PWM4} are period of clock sources of PWM0, PWM2, PWM4 respectively.

Note: center aligned and edge aligned both supports complementary mode.

The complementary PWM waveform with dead band inserted is shown in following figure:



17.3.6 Brake and Recovery Function

There are few signal sources can be used to trigger PWM Brake, they are listed as following:

- ◆ Software Trigger
- ◆ ADC result comparision output
- ◆ External trigger Port FB (high/low voltage trigger);

The configuration of software brake is through the brake control register PWMFBCK, the external trigger port FB can be configured to trigger the PWM brake enable and trigger type (high-level or low-level trigger), and the ADC comparator result can be configured through the ADC comparator control register ADCMPC to control the PWM brake enable.

PWM brake (fault protection) related flag:

- ◆ Fault flag bit PWMFBF (software clear 0)

When detected valid brake trigger signal source, fault interrupt flag PWMFBF will be set to 1, it can be cleared by software to zero.

- ◆ Fault signal flag bit BRKAF (read only)

The fault signal flag bit BRKAF set to 1, after brake signal withdrawn, BRKAF automatically clear to zero. BRKAF is read only bit.

- ◆ Fault protection output status flag bit BRKOSF (read only)

BRKOSF=1, means PWM_n channel output PWMFBKD data state;

BRKOSF=0, means PWM_n in normal output state.

Indicate PWM output at brake state or normal state. While detecting valid brake signal, BRKOSF will be set to 1. Under software recovery mode, execute brake state clear up operation (BRKCLR=1) will affect the state of this bit.

There are 4 types of PWM brake recovery mode, designed to fit the various different fault protection application needs. The recovery condition of the 4 types of brake recovery mode are listed in following table:

Brake Recovery mode	RegisterPWMBR KC[1:0]configure mode	Counter status while braking	Recovery condition				Recovery point
			Withdraw brake signal	Clear Brake State	Counter Enable	Delay	
Stop mode	00	Stop	Required	Required	Required	Not required	Restart
Pause mode	01	Continue counting	Required	Required	Not required	Not required	After clear Brake State, next loading point
Recovery mode	10	Continue counting	Required	Not required	Not required	Not required	Nearest loading point
Delayed Recovery	11	Continue counting	Required	Not required	Not required	Required	Upon delay, Nearest loading point

NOTE: After brake protection is generated, PWM_n Channel output data value of PWMFBKD (each channel can configure high/low voltage level of output independently).

Stop Mode: Generate fault protection and **fault** Interrupt flag, set PWMCNTE bit to zero, counter operation stops. Recovering output requires withdrawing brake signal, and execute fault state clear operation (PWMBRK[3]=1), then set PWMCNTE bit to 1 again.

Pause Mode: Generate fault protection and **fault** Interrupt flag, but counter operation continues. Recovering output requires withdrawing brake signal, execute fault state clear operation (PWMBRKC[3]=1), then the normal output will recover at nearest loading point.

Recovery Mode: Generate fault protection and **fault** Interrupt flag, but counter operation continues. After withdrawing brake signal, the normal output will recover at nearest loading point. It is not required to execute fault state clear operation.

Delayed Recovery Mode: Generate fault protection and **fault** Interrupt flag, but counter operation continues. After withdrawing brake signal, the normal output will recover at nearest loading point after delay for a period of time. It is not required to execute fault state clear operation.

The duration of Delay can be configured freely, it can be controlled through Register{PWMBRKRDTH[1:0], PWMBRKRDTL[7:0]} (BRKRDT[9:0]) . The duration of the delay is as following:

$$T_{delay} = BRKRDT[9:0] * T_{CLK} \quad (T_{CLK} \text{ is system clock period})$$

It is important to pay attention to whether the brake signal is a pulse or level signal: if the brake signal source is level singal, then you need to wait till brake singal withdraw before output can be recovered; if the brake signal source is pulse signal, then PWM output will be recovered at the nearest loading point after the brake been triggered, unless another brake pulse signal appears during this period.


In the case of braking causing by level signal, when brake signal is generated, PWMFBF is set to 1, if software writes zero to PWMFBF while brake signal has not withdrawn, then PWMFBF will remain as zero until brake signal withdrawn and another brake signal is created, then PWMFBF will be set to 1 again. To avoid clearing PWMFBF while brake signal has not withdrawn, the user can check BRKAF bit to indicate whether the brake signal has withdrawn.

17.3.7 InterruptFunction

Enhanced PWM has a total of 25 interrupt flags, including 6 period interrupt flags, 6 zero interrupt flags, 6 upward comparison interrupt flags, 6 downward comparison interrupt flags, 1 brake interrupt flag, and interrupt flag bits. The generation has nothing to do with whether the corresponding interrupt enable bit is turned on. To enable any type of PWM interrupt, you need to enable the global interrupt enable bit (EA=1) and the PWM total interrupt enable bit PWMIE to successfully configure the PWM interrupt function. All PWM interrupts share an interrupt vector entry, so after entering the interrupt service routine, the user can judge which type of interrupt is generated by the interrupt flag bit.

The enhanced PWM module is designed with very flexible interrupt mechanism, for center align mode, there are 4 types of interrupt: zero interrupt, upwards comparison interrupt, period interrupt, downwards comparison interrupt. For edge alignment mode, there are period interrupt, 2 types of comparison interrupt, 3 types of zero interrupt types, where period interrupt is identical to zero interrupt.

The timing sequence diagram of interrupt in edge aligned mode is shown as following:



17.4 PWMRelated Register

17.4.1 PWM control register PWMCON

F120H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMCON	--	PWMRUN	PWMMODE1	PWMMODE0	GROUPEN	ASYMEN	CNTTYPE	--
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 -- Reserved, must be zero.
- Bit6 PWMRUN: PWM clock prescaler, clock divider enable bit;
 1= disable (PWMMnPSC, PWMMnDIV are cleared to 0);
 0= enable.
- Bit5~Bit4 PWMMODE<1:0>: PWM mode control bits;
 00= independent mode;
 01= complementary mode;
 10= synchronous mode;
 11= reserved.
- Bit3 GROUPEN: PWM group function enable bit;
 1= PG0 controls PG2, PG4; PG1 controls PG3, PG5;
 0= All PWM channel signals are independent of each other.
- Bit2 ASYMEN: Asymmetric counting enable bit in PWM center alignment mode;
 1= Asymmetric counting enable;
 0= Symmetric counting enable.
- Bit1 CNTTYPE: PWM counting alignment selection bit;
 1= center alignment;
 0= edge alignment.
- Bit0 -- Reserved, must be zero.

17.4.2 PWM output enable control register PWMOE

F121H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMOE	--	--	PWM5OE	PWM4OE	PWM3OE	PWM2OE	PWM1OE	PWM0OE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- Reserved, must be 0.

Bit5 PWM5OE: PWM channel 5 output enable bit;
 1= enable;
 0= disable.

Bit4 PWM4OE: PWM channel 4 output enable bit;
 1= enable;
 0= disable.

Bit3 PWM3OE: PWM channel 3 output enable bit;
 1= enable;
 0= disable.

Bit2 PWM2OE: PWM channel 2 output enable bit;
 1= enable;
 0= disable.

Bit1 PWM1OE: PWM channel 1 output enable bit;
 1= enable;
 0= disable.

Bit0 PWM0OE: PWM channel 0 output enable bit;
 1= enable;
 0= disable.

17.4.3 PWM0/1clock prescaler control register PWM01PSC

F123H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM01PSC	PWM01PSC7	PWM01PSC6	PWM01PSC5	PWM01PSC4	PWM01PSC3	PWM01PSC2	PWM01PSC1	PWM01PSC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 PWM01PSC<7:0>: PWM channel 0/1 prescaler control bit;
 00= prescaler clock stop, PWM0/1 counter stop ;
 Others = (PWM01PSC+1) frequency division of the system clock.

17.4.4 PWM2/3 clock prescaler control register PWM23PSC

F124H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM23PSC	PWM23PSC7	PWM23PSC6	PWM23PSC5	PWM23PSC4	PWM23PSC3	PWM23PSC2	PWM23PSC1	PWM23PSC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 PWM23PSC<7:0>: PWM channel 2/3 prescaler control bit;
 00= prescaler clock stop, PWM2/3 counter stop ;
 Others = (PWM23PSC+1) frequency division of the system clock.

17.4.5 PWM4/5 clock prescaler control register PWM45PSC

F125H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM45PSC	PWM45PSC7	PWM45PSC6	PWM45PSC5	PWM45PSC4	PWM45PSC3	PWM45PSC2	PWM45PSC1	PWM45PSC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 PWM45PSC<7:0>: PWM channel 4/5 prescaler control bit;
 00= prescaler clock stop, PWM4/5 counter stop ;
 Others= (PWM45PSC+1) frequency division of the system clock.

17.4.6 PWM clock division control register PWMnDIV(n=0-5)

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMnDIV	--	--	--	--	--	PWMnDIV2	PWMnDIV1	PWMnDIV0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Register PWMnDIV(n=0-5) address: F12AH, F12BH, F12CH, F12DH, F12EH, F12FH.

Bit7~Bit3 -- Reserved, must be 0's.
 Bit2~Bit0 PWMnDIV<2:0>: PWM channel n clock division control bit;
 000= Fpwmn-PSC/2;
 001= Fpwmn-PSC/4;
 010= Fpwmn-PSC/8;
 011= Fpwmn-PSC/16 ;
 100= Fpwmn-PSC;scaled
 Others = Fsys (system clock);
 (PSC is the pre-clock).

17.4.7 PWM data load enable control register PWMLOADEN

F129H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMLOADEN	--	--	PWM5LE	PWM4LE	PWM3LE	PWM2LE	PWM1LE	PWM0LE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- Reserved, must be 0.
 Bit5~Bit0 PWMnLE: Data loading enable bit of PWM channel n (n=0-5) (hardware cleared after loading is completed);
 1= Enable loading period, duty cycle data (PERIODn, CMPn, CMPDn).
 0= Writing 0 is invalid.

17.4.8 PWM output Polarity control register PWMPINV

F122H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMPINV	--	--	PWM5PINV	PWM4PINV	PWM3PINV	PWM2PINV	PWM1PINV	PWM0PINV
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- Reserved, must be 0.

Bit5~Bit0 PWMnPINV: PWM channel n output polarity control bit (n=0-5);
 1= reverse output;
 0= normal output.

17.4.9 PWM Counter Mode control register PWMCNTM

F127H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMCNTM	--	--	PWM5CNTM	PWM4CNTM	PWM3CNTM	PWM2CNTM	PWM1CNTM	PWM0CNTM
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- reserved, must be 0.

Bit5~Bit0 PWMCNTM: PWM channel n counter mode control bits (n=0-5);
 1= automatic loading mode;
 0= One-shot mode.

17.4.10 PWM counter enable control register PWMCNTE

F126H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMCNTE	--	--	PWM5CNTE	PWM4CNTE	PWM3CNTE	PWM2CNTE	PWM1CNTE	PWM0CNTE
R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- reserved, must be 0.

Bit5~Bit0 PWMCNTE: PWM channel n counter enable control bit (n=0-5);
 1= PWMn counter is turned on (PWMn starts to output);
 0= PWMn counter is stopped (software writes 0 to stop the counter and clear the counter value).
 (This bit is cleared to 0 by hardware when the brake is triggered; this bit is cleared to 0 by hardware when the one-shot mode is completed)

17.4.11 PWM counter mode control register PWMCNTCLR

F128H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMCNTCLR	--	--	PWM5CNTCLR	PWM4CNTCLR	PWM3CNTCLR	PWM2CNTCLR	PWM1CNTCLR	PWM0CNTCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- reserved, must be 0.

Bit5~Bit0 PWMMnCNTCLR: PWM channel n counter clearing control bit (n=0-5) (hardware automatic clearing);
 1= PWMMn counter clearing to zero;
 0= writing 0 is invalid.

17.4.12 PWM Period Data Register Low 8 bit PWMPnL (n=0-5)

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMPnL	PWMPnL7	PWMPnL6	PWMPnL5	PWMPnL4	PWMPnL3	PWMPnL2	PWMPnL1	PWMPnL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

RegisterPWMPnL (n=0-5)address: F130H, F132H, F134H, F136H, F138H, F13AH.

Bit7~Bit0 PWMPnL<7:0>: The lower 8 bits of the PWM channel n period data register..

17.4.13 PWM Period Data Register high 8 bit PWMPnH (n=0-5)

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMPnH	PWMPnH7	PWMPnH6	PWMPnH5	PWMPnH4	PWMPnH3	PWMPnH2	PWMPnH1	PWMPnH0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

RegisterPWMPnH (n=0-5)address: F131H, F133H, F135H, F137H, F139H, F13BH.

Bit7~Bit0 PWMPnH<7:0>: The upper 8 bits of the PWM channel n period data register.

17.4.14 PWM compare Data Register low 8 位 PWMDnL (n=0-5)

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMDnL	PWMDnL7	PWMDnL6	PWMDnL5	PWMDnL4	PWMDnL3	PWMDnL2	PWMDnL1	PWMDnL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

RegisterPWMDnL (n=0-5)address: F140H, F142H, F144H, F146H, F148H, F14AH.

Bit7~Bit0 PWMDnL<7:0>: The lower 8 bits of the PWM channel n compare data (duty cycle data) register.

17.4.15 PWM compare Data Register high 8 bit PWMDnH (n=0-5)

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMDnH	PWMDnH7	PWMDnH6	PWMDnH5	PWMDnH4	PWMDnH3	PWMDnH2	PWMDnH1	PWMDnH0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

RegisterPWMDnH (n=0-5)address: F141H, F143H, F145H, F147H, F149H, F14BH.

Bit7~Bit0 PWMDnH<7:0>: The upper 8 bits of the PWM channel n compare data (duty cycle data) register.

17.4.16 PWM down compare Data Register low 8 bit PWMDDnL (n=0-5)

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMDDnL	PWMDDnL7	PWMDDnL6	PWMDDnL5	PWMDDnL4	PWMDDnL3	PWMDDnL2	PWMDDnL1	PWMDDnL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

RegisterPWMDDnL (n=0-5)address: F150H, F152H, F154H, F156H, F158H, F15AH.

Bit7~Bit0 PWMDDnL<7:0>: The lower 8 bits of the PWM channel n downward comparison data (duty cycle data under asymmetric counting) register.

17.4.17 PWM down compare Data Register high 8 bit PWMDDnH (n=0-5)

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMDDnH	PWMDDnH7	PWMDDnH6	PWMDDnH5	PWMDDnH4	PWMDDnH3	PWMDDnH2	PWMDDnH1	PWMDDnH0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

RegisterPWMDDnH (n=0-5)address: F151H, F153H, F155H, F157H, F159H, F15BH.

Bit7~Bit0 PWMDDnH<7:0>: upper 8 bits of the PWM channel n downward comparison data (duty cycle data under asymmetric counting) register.

17.4.18 PWM dead band control register PWMDTE

F160H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMDTE	--	--	--	--	--	PWM45DTE	PWM23DTE	PWM01DTE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit3 -- reserved, must be 0.

Bit2 PWM45DTE: PWM4/5 channel dead band delay enable bit;
1= enable;
0= disable.

Bit1 PWM23DTE: PWM2/3 channel dead band delay enable bit;
1= enable;
0= disable.

Bit0 PWM01DTE: PWM0/1 channel dead band delay enable bit;
1= enable;
0= disable.

17.4.19 PWM0/1 Dead time delay Data Register PWM01DT

F161H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM01DT	PWM01DT7	PWM01DT6	PWM01DT5	PWM01DT4	PWM01DT3	PWM01DT2	PWM01DT1	PWM01DT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 PWM01DT<7:0>: PWM channel0/1 Dead time delay Data Register 。

17.4.20 PWM2/3 Dead time delay Data Register PWM23DT

F162H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM23DT	PWM23DT7	PWM23DT6	PWM23DT5	PWM23DT4	PWM23DT3	PWM23DT2	PWM23DT1	PWM23DT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 PWM23DT<7:0>: PWM channel2/3 Dead time delay Data Register 。

17.4.21 PWM4/5 Dead time delay Data Register PWM45DT

F163H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM45DT	PWM45DT7	PWM45DT6	PWM45DT5	PWM45DT4	PWM45DT3	PWM45DT2	PWM45DT1	PWM45DT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 PWM45DT<7:0>: PWM channel4/5 Dead time delay Data Register 。

17.4.22 PWM mask control register PWMMASKE

F164H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMMASKE	--	--	PWM5MASKE	PWM4MASKE	PWM3MASKE	PWM2MASKE	PWM1MASKE	PWM0MASKE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- reserved, must be 0.

Bit5~Bit0 PWMMnMASKE: PWM channel n mask control enable bit (n=0-5);

1= PWMn channel enable mask data output;

0= PWMn channel disable mask data output (normal output PWM waveform).

17.4.23 PWM mask Data Register PWMMASKD

F165H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMMASKD	--	--	PWM5MASKD	PWM4MASKD	PWM3MASKD	PWM2MASKD	PWM1MASKD	PWM0MASKD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- reserved, must be 0.

Bit5~Bit0 PWMMnMASKD: PWM channel n mask data bit (n=0-5);

1= PWMn channel output high;

0= PWMn channel output low.

17.4.24 PWM brake control register PWMFBKC

F166H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMFBKC	PWMFBIE	PWMFBF	BRKAF	PWMFBKSW	PWMFBES	--	PWMFBEN	--
R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7 PWMFBIE: PWM brake interrupt mask bit;
 1= enable interrupt;
 0= disable interrupt.

Bit6 PWMFBF: PWM brake flag bit (write 0 to clear);
 1= brake operation (PWM output brake data register value);
 0= no brake operation.

Bit5 BRKAF: EPWM Fault signal flag bit (read only)
 1= fault signal generated or brake signal valid.
 0= No fault generated.

Bit4 PWMFBKSW: PWM software brake signal start bit;
 1= PWM generates software brake signal;
 0= disabled.

Bit3 PWMFBES: PWM external hardware brake channel (FB) trigger level selection bit;
 1= high level;
 0= low level.

Bit2 -- reserved, must be 0.

Bit1 PWMFBEN: PWM external hardware brake channel (FB) enable bit;
 1= enable;
 0= disable.

Bit0 -- reserved, must be 0.

17.4.25 PWM brake Data Register PWMFBKD

F167H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMFBKD	--	--	PWM5FBKD	PWM4FBKD	PWM3FBKD	PWM2FBKD	PWM1FBKD	PWM0FBKD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- reserved, must be both 0.

Bit5~Bit0 PWMnFBKD: PWM channel n brake data bit (n=0-5);

1= PWMn channel outputs high after brake operation occurs.

0= PWMn channel outputs low after braking operation.

17.4.26 PWM brake recovery control register PWMBRKC

F15CH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMBRKC	BRKOSF	BRKRCS2	BRKRCS21	BRKRCS20	BRKCLR	BRKEN	BRKMS1	BRKMS0
R/W	R	R/W	R/W	R/W	W	R/W	R/W	R/W
reset Value	0	0	0	0	0	1	0	0

Bit7 BRKOSF: EPWM fault protection output flag bit (read only)
 0= EPWMn channel in normal output state
 1= EPWMn channel in output BRKODn data state

Bit6~Bit4 BRKRCS<2:0>: EPWM fault recovery loading point selection;
 000= EPWM0 loading point recovery;
 001= EPWM1 loading point recovery;
 010= EPWM2 loading point recovery;
 011= EPWM3 loading point recovery;
 100= EPWM4 loading point recovery;
 101= EPWM5 loading point recovery;

Others= reserved.

Bit3 BRKCLR: EPWM fault protection clear bit (write only)
 0= invalid
 1= Clear fault protection state
 NOTE: only when BRKAF=0, the write "1" operation is valid to be used for clear fault.
 Otherwise the operation is invalid.

Bit2 BRKEN: EPWM fault protection enable bit
 0= Disable
 1= Enable

Bit1~Bit0 BRKMS<1:0>: Fault protection mode selection
 00= Stop mode
 01= Pause mode
 10= Recovery mode
 11= Delayed recovery mode

17.4.27 PWM delayed recovery Data Register low 8 bit PWMBRKRD_{TL}

F15DH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMBRKRD _{TL}	BRKRDT7	BRKRDT6	BRKRDT5	BRKRDT4	BRKRDT3	BRKRDT2	BRKRDT1	BRKRDT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 BRKRDT <7:0>: Lower 8 bit of fault protection delayed recovery Data Register low 8 bit (only valid in delayed recovery mode)

17.4.28 PWM delayed recovery Data Register high 2 bit PWMBRKRD_{TH}

F15EH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMBRKRD _{TH}	-	-	-	-	-	-	BRKRDT9	BRKRDT8
R/W	R	R	R	R	R	R	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 BRKRDT <9:8>: Upper 2 bit of fault protection delayed recovery Data Register low 8 bit (only valid in delayed recovery mode)
 Delay = BRKRDT[9:0] × T_{CLK}

17.5 PWM InterruptRelated Register

17.5.1 Interrupt mask register EIE2

0xAA	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIE2	SPIIE	I2CIE	WDTIE	ADCIE	PWMIE	--	ET4	ET3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 SPIIE: SPI interrupt enable bit;
 1= enable SPI interrupt;
 0= disable SPI interrupt.
- Bit6 I2CIE: I²C interrupt enable bit;
 1= Enable I²C interrupt;
 0= Disable I²C interrupt.
- Bit5 WDTIE: WDT interrupt enable bit;
 1= Enable WDT overflow interrupt;
 0= Disable WDT overflow interrupt.
- Bit4 ADCIE: ADC interrupt enable bit;
 1= enable ADC interrupt;
 0= disable ADC interrupt.
- Bit3 PWMIE: PWM total interrupt enable bit;
 1= allow all PWM interrupts;
 0= disable all PWM interrupts.
- Bit2 -- Reserved, must be zero.
- Bit1 ET4: Timer4 interrupt enable bit;
 1= Enable Timer4 interrupt;
 0= Disable Timer4 interrupt.
- Bit0 ET3: Timer3 interrupt enable bit;
 1= Enable Timer3 interrupt;
 0= Disable Timer3 interrupt.

17.5.2 Interrupt Priority control register EIP2

0xBA	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIP2	PSPI	PI2C	PWDT	PADC	PPWM	--	PT4	PT3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 PSPI: SPI interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit6 PI2C: I²C interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit5 PWDT: WDT interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit4 PADC: ADC interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit3 PPWM: PWM interrupt priority control bit
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit2 -- Reserved, must be zero.
- Bit1 PT4: TIMER4 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit0 PT3: TIMER3 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.

17.5.3 PWM Period Interrupt mask register PWMPIE

F168H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMPIE	--	--	PWM5PIE	PWM4PIE	PWM3PIE	PWM2PIE	PWM1PIE	PWM0PIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7~Bit6 -- Reserved, all must be 0.
- Bit5~Bit0 PWMM_nPIE: PWM channel n-period interrupt mask bit (n=0-5);
 1= enable interrupt;
 0= disable interrupt.

17.5.4 PWM Zero Interrupt mask register PWMZIE

F169H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMZIE	--	--	PWM5ZIE	PWM4ZIE	PWM3ZIE	PWM2ZIE	PWM1ZIE	PWM0ZIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- Reserved, all must be 0.

Bit5~Bit0 PWMnZIE: PWM channel n zero interrupt mask bit (n=0-5);
 1= enable interrupt;
 0= disable interrupt.

17.5.5 PWM Up Compare Interrupt mask register PWMUIE

F16AH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMUIE	--	--	PWM5UIE	PWM4UIE	PWM3UIE	PWM2UIE	PWM1UIE	PWM0UIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- Reserved, all must be 0.

Bit5~Bit0 PWMnUIE: PWM channel n upward comparison interrupt mask bit (n=0-5);
 1= enable interrupt;
 0= disable interrupt.

17.5.6 PWM Down Compare Interrupt mask register PWMDIE

F16BH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMDIE	--	--	PWM5DIE	PWM4DIE	PWM3DIE	PWM2DIE	PWM1DIE	PWM0DIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- Reserved, all must be 0.

Bit5~Bit0 PWMnDIE: PWM channel n downward comparison interrupt mask bit (n=0-5);
 1= enable interrupt;
 0= disable interrupt.

17.5.7 PWM Period Interrupt Flag Register PWMPIF

F16CH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMPIF	--	--	PWM5PIF	PWM4PIF	PWM3PIF	PWM2PIF	PWM1PIF	PWM0PIF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- Reserved, all must be 0.

Bit5~Bit0 PWMnPIF: PWM channel n cycle interrupt flag bit (n=0-5);
 1= interrupt generated (cleared by software);
 0= no interrupt generated.

17.5.8 PWM Zero Interrupt Flag RegisterPWMZIF

F16DH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMZIF	--	--	PWM5ZIF	PWM4ZIF	PWM3ZIF	PWM2ZIF	PWM1ZIF	PWM0ZIF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- Reserved, all must be 0.

Bit5~Bit0 PWMnZIF: PWM channel n zero interrupt flag bit (n=0-5);
 1= interrupt generated (cleared by software);
 0= no interrupt generated.

17.5.9 PWM Up Compare Interrupt Flag RegisterPWMUIF

F16EH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMUIF	--	--	PWM5UIF	PWM4UIF	PWM3UIF	PWM2UIF	PWM1UIF	PWM0UIF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- Reserved, all must be 0.

Bit5~Bit0 PWMnUIF: PWM channel n upward comparison interrupt flag bit (n=0-5);
 1= interrupt generated (cleared by software);
 0= no interrupt generated.

17.5.10 PWM Down Compare Interrupt Flag RegisterPWMDIF

F16FH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMDIF	--	--	PWM5DIF	PWM4DIF	PWM3DIF	PWM2DIF	PWM1DIF	PWM0DIF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit6 -- Reserved, all must be 0.

Bit5~Bit0 PWMnDIF: PWM channel n downward comparison interrupt flag bit (n=0-5);
 1= interrupt generated (cleared by software);
 0= no interrupt generated.

18. SPI module

18.1 Overview

This SPI is a fully configurable SPI master/slave device, allowing users to configure the polarity and phase of the serial clock signal SCLK. The serial clock line (SCLK) is synchronized with the shift and sampling of information on two independent serial data lines, and SPI data is sent and received at the same time. SPI allows MCU to communicate with serial peripherals. It can also communicate between processors in a multi-host system. It is a technology-independent design that can be implemented in various process technologies.

The SPI system is flexible enough to directly connect with many standard product peripherals from multiple manufacturers. In order to accommodate most of the available synchronous serial peripherals, the clock control logic allows the clock polarity and phase to be selected. The system can be configured as a master device or a slave device. When the SPI is configured as a master device, the software selects one of eight different bit rates for the serial clock, up to the system clock divided by 4 (F_{SYS}/4).

The SPI slave chip is selected to address the SPI slave device to exchange serial data. When SPI is used as a master device, SPI is automatically driven by the slave selection control register SSCR. The SPI controller includes logic error detection to support inter-processor communication. For example, the write conflict detector can indicate when to write data to the serial shift register during transmission..

SPI has the following characteristics:


- ◆ Full-duplex synchronous serial data transmission.
- ◆ Support master/slave mode.
- ◆ Support multi-host system.
- ◆ System error detection.
- ◆ An interrupt is generated.
- ◆ Support speed up to 1/4 of the system clock ($F_{SYS} \leq 24MHz$).
- ◆ The bit rate generates 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 of the system clock.
- ◆ Supports four transmission formats.
- ◆ The simple interface allows easy connection to the microcontroller.

18.2 SPI port configuration

To use the SPI function, you need to configure the relevant port as an SPI channel, and select the corresponding port input through the communication input port register. For example, configure P14, P15, P16, and P17 as SPI communication ports. The configuration code is as follows:

```
P14CFG = 0x0E;      //Choose P14 to configure as NSS channel  
P15CFG = 0x0F;      // Choose P15 to configure as SCLK channel  
P16CFG = 0x10;      // Choose P16 to configure as MOSI channel  
P17CFG = 0x11;      // Choose P17 to configure as MISO channel
```


Configured as SCLK, MOSI, MISO and NSS ports, the pull-up resistor and open-drain output switch are forcibly closed. The schematic diagram of the multi-machine SPI communication structure is shown in the figure below:



18.3 SPI hardware description

When SPI transmission occurs, when one data pin is shifted out of an 8-bit character, another data pin is shifted into other 8-bit characters. The 8-bit shift register in the master device and the other 8-bit shift register in the slave device are connected as a circular 16-bit shift register. When a transfer occurs, the distributed shift register is shifted by 8 bits, which is effective. The characters of the master and slave are exchanged.

The central element in the SPI system is a module containing a shift register and a buffer for reading data. The system has a single buffer in the sending direction and a double buffer in the receiving direction. This means that new data cannot be written to the shifter until the previous data is transmitted; however, the received data is transferred to the parallel read data buffer, so the shifter can freely receive the second serial character. As long as the first character is read from the read data buffer before the next serial character is ready for transmission, there will be no overwriting. The SPI control block diagram is shown in the figure below:



The pins associated with SPI are: NSS, SCLK, MOSI, MISO.

The NSS output pin in the master mode is used to select the slave device, and the NSS input pin in the slave mode is used to enable transmission.

In master mode, the SCLK pin is used as the SPI clock signal reference. When the host device starts the transfer, eight clock cycles are automatically generated on the SCLK pin.

When SPI is configured as a slave device, the SI pin is the input data line of the slave device, and SO is the output data line of the slave device.

When SPI is configured as a host device, MI pin is the input data line of the host device, and MO is the output data line of the host device.

18.4 SPI Related Register

18.4.1 SPI control register SPCR

0xEC	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SPCR	--	SPEN	SPR2	MSTR	CPOL	CPHA	SPR1	SPR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	1	0	0

Bit7	--	Reserved, must be 0.
Bit6	SPEN:	SPI module enable bit; 1= enable; 0= disable.
Bit5	SPR2:	Bit [2] of SPI clock frequency selection bit.
Bit4	MSTR:	SPI mode selection bit; 1= active mode; 0= slave mode.
Bit3	CPOL:	SPI clock polarity selection bit; 1= High when SCLK is idle; 0= Low when SCLK is idle.
Bit2	CPHA:	SPI clock phase selection bit.
Bit1~Bit0	SPR<1:0>:	SPI clock frequency selection bits[1:0] (For frequency control, see the table below)

SPR2-SPR0 controls the SPI clock divider

SPR2	SPR1	SPR0	System clock divider
0	0	0	4
0	0	1	8
0	1	0	16
0	1	1	32
1	0	0	64
1	0	1	128
1	1	0	256
1	1	1	512

18.4.2 SPI Data Register SPDR

0xEE	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SPDR	SPIDATA7	SPIDATA6	SPIDATA5	SPIDATA4	SPIDATA3	SPIDATA2	SPIDATA1	SPIDATA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 SPIDATA: SPI data sent or received .

Write operation: write the data to be sent (the sending order is from high to low).

Read operation: Data has been received.

18.4.3 SPI slave device selection control register SSCR

The slave device selection control register SSCR can be read or written at any time. It is used to configure which slave device selection output should be driven when confirming the SPI master transmission. When the SPI master transfer starts, the contents of the SSCR register will be automatically assigned to the NSS pin.

0xEF	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SSCR	--	--	--	--	--	--	--	NSS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	1	1	1	1	1	1	1	1

- Bit7~Bit1 -- Reserved, all must be 0.
 Bit0 NSS00: SPI slave device selection control bit (Master chip select output NSS is NSS0x).
 0= NSS0x outputs 0 when the SPI master transfer starts.
 1= NSS0x outputs 1 when the SPI master transfer starts.

18.4.4 SPI status RegisterSPSR

0xED	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SPSR	SPISIF	WCOL	--	--	--	--	--	SSCEN
R/W	R	R	--	R	--	--	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 SPISIF: SPI transmission completed interrupt flag bit, read-only;
 1= SPI transmission completed (first read SPSR, then read/write SPDR and clear it);
 0= SPI transmission is not completed.
 Bit6 WCOL: SPI write conflict interrupt flag bit, read only;
 1= write SPDR operation conflict occurs when SPI transmission is not completed (first read SPSR, then read/write SPDR and clear it to zero);
 0= no write conflict.
 Bit5~Bit1 -- reservations required both 0.
 Bit0 SSCEN: SPI master mode NSS output control bit.
 1= When SPI is in idle state, NSS outputs voltage high level;
 0= NSS outputs the content of register SSCR.

The SPI status register (SPSR) contains a flag indicating the completion of the transfer or the occurrence of a system error. When the corresponding event occurs and is cleared by software in sequence, all the flags will be automatically set. By reading SPSR and then accessing SPDR, SPISIF and WCOL will be cleared automatically.


The SSCEN bit is the enable bit for automatic slave selection output. When SSCEN is set to 1, the NSS line outputs the contents of the SSCR register when the transmission is in progress, and the NSS is high when the transmission is idle. When the SSCEN bit is cleared, the NSS line always displays the contents of the SSCR register.

18.5 SPI master mode


When SPI is configured as master mode, transfer is started by writing to the SPDR register. When a new byte is written to the SPDR register, the SPI starts to transfer. The serial clock SCLK is generated by SPI. In the master mode, SPI is enabled and SCLK is output.

SPI in master mode can select SPI slave device through NSS line. NSS line-The slave select output line is loaded with the contents of the SSCR register. The SSCEN bit of the SPSR register selects between automatic NSS line control and software control. Set SSCEN in the host mode. When SSCEN is set to 1, the NSS line outputs the contents of the SSCR register when the transfer is in progress, and NSS is high when the transfer is idle. When the SSCEN bit is cleared, the NSS line is controlled by software and always displays the contents of the SSCR register, regardless of whether the transfer is in progress or the SPI is in an idle state.

When SSCEN=1, configure the SPI clock polarity CPOL=0, clock phase CPHA=0, and use the slave selection line as shown in the following figure:



When SSCEN=0, configure the SPI clock polarity CPOL=0, clock phase CPHA=0, the slave selection line is used as shown in the figure below:




18.5.1 Write conflict error

If the SPI data register is written during transmission, a write conflict will occur. Transmission continues uninterrupted, and the write data that caused the error will not be written to the shifter. Write conflicts are indicated by the WCOL flag in the SPSR register.

When a WCOL error occurs, the WCOL flag is automatically set by hardware. To clear the WCOL bit, the user should perform the following steps:

- read the contents of the SPSR register;
- access the SPDR register (read or write).

In the SPI master control mode, the write conflict error when the SPI clock polarity CPOL=0 and the clock phase CPHA=0 are configured as shown in the figure below:



The specific conditions for the write conflict are: during data transmission, when NSS is low, the first From the time when a data is sent to the eighth falling edge of SCLK, if SPDR is written during this period, a write conflict will occur and WCOL will be set to 1.

Note: When starting to send data, after writing SPDR, NSS does not change to low level immediately, it needs to wait at most one SPI clock before starting to be low. After NSS is low, it needs to wait for a system clock to start sending the first data, and then it enters the real data transmission state. During the period from writing SPDR to entering the real data transmission state, writing to SPDR again does not produce a write conflict. But this operation will update the data to be sent. If there are multiple write operations to SPDR, the data sent will be the last value written to SPDR.

Since SPI has only one transmit buffer, it is recommended to determine whether the last data has been sent before writing SPDR, and write the SPDR register after confirming that the transmission is completed to prevent write conflicts.

18.6 SPI slave mode

When configured as an SPI slave device, SPI transmission is initiated by the external SPI master module by using the SPI slave selection input and generates the SCLK serial clock.

Before the transmission starts, it is necessary to determine which SPI slave will be used to exchange data. NSS is used (clear = 0), the clock signal connected to the SCLK line will cause the SPI slave device to transfer the contents of the receive shift register of the MOSI line, and drive the MISO line with the contents of the transmitter shift register. When all 8 bits are shifted in/out, the SPI generates an interrupt request by setting the IRQ output. The contents of the shift register drive the MISO line.

In SPI slave mode, there can only be one transmission error-write conflict error.

18.6.1 Addressed error

In slave mode, only write conflict errors can be detected by SPI.

When the SPDR register write operation is performed while the SPI transfer is in progress, a write conflict error will occur.

In slave mode, when CPHA is cleared, as long as the NSS slave select line is driven low, even if all bits have been transmitted, a write conflict error may occur. This is because the start of the transfer is not explicitly specified, and the NSS being driven low after the full byte transfer may indicate the start of the next byte transfer.


18.6.2 Write conflict error

If you write to the SPI data register during transmission, a write conflict will occur. Transmission continues uninterrupted, and the write data that caused the error will not be written to the shifter. Write conflicts are indicated by the WCOL flag in the SPSR register.


When a WCOL error occurs, the WCOL flag is automatically set by hardware. To clear the WCOL bit, the user should perform the following sequence:

- read the contents of the SPSR register;
- access the SPDR register (read or write).

The write conflict error during transmission in SPI slave mode is shown in the following figure:



In case CPHA is cleared, WCOL generation can also be caused by writing to the SPDR register when any NSS line is cleared. At this time, the SPI master does not generate the serial clock SCLK. can be completed. This is because the start of the transfer is not explicitly specified, and the NSS being driven low after the full byte transfer may indicate the start of the next byte transfer. When the NSS transmission line is low and the clock phase CPHA = 0, writing SPDR causes a write conflict error as shown in the following figure:



In addition, after writing SPDR in the slave mode, the NSS controlled by the host does not immediately become low. When NSS is low, you need to wait for the second edge of SCLK to start before entering the real data transmission state.

During the period from writing SPDR to the beginning of sending the first data, writing to SPDR again will not cause a write conflict. But this operation will update the data to be sent. If there are multiple write operations to SPDR, the data sent will be the last value written to SPDR.

During the period when the first data is sent to the second edge of SCLK, writing SPDR again will not cause a write conflict, nor will it update the data being sent. That is, the operation of writing SPDR this time is ignored.

Since SPI has only one transmit buffer, it is recommended to determine whether the last data has been sent before writing SPDR, and write the SPDR register after confirming that the transmission is completed to prevent write conflicts.

18.7 SPI clock control logic

18.7.1 SPI clock phase and polarity control


The software can select any of the four combinations using two control bits (phase and polarity of the serial clock SCLK) in the SPI control register (SPCR). The clock polarity is specified by the CPOL control bit. When the transmission is idle, the CPOL control bit selecting high or low level has no significant effect on the transmission format. The clock phase (CPHA) control bit selects one of two fundamentally different transmission formats. The clock phase and polarity of the host SPI device and the communication slave device should be the same. In some cases, the phase and polarity are changed during transmission to allow the host device to communicate with peripheral slaves with different requirements. The flexibility of the SPI system allows direct connection with almost all existing synchronous serial peripherals.

18.7.2 SPI transmission format

During SPI transmission, data is simultaneously sent (serial shift out) and received (serial shift in). The serial clock line is synchronized with the shift and sampling of the two serial data lines. The slave select line allows individual selection of slave SPI devices; unselected slave devices will not interfere with SPI bus activity. On the SPI master device, the slave select line can be selectively used to indicate multi-master bus contention.

18.7.3 CPHA=0 Transmission Format


The following figure shows the timing diagram of SPI transmission with. SCLK shows two waveforms: one for CPOL equal to 0 and the other for CPOL equal to 1. The figure can be described as a master device or slave device timing diagram through SCLK. The master input/slave output (MISO) and master output/slave input (MOSI) pins are directly connected between the host and the slave. The MISO signal is the slave output, and the MOSI signal is the master output. The NSS line is the slave selection input of the slave; the NSS pin of the master is not shown, but it is assumed to be invalid. The NSS pin of the host must be high. This sequence diagram functionally describes how to transmit; it should not be used as a substitute for data sheet parameter information.



When CPHA=0, the NSS line must be de-set and reset between each successive serial byte. In addition, if the slave writes data to the SPI data register (SPDR) when NSS is at low level, a write conflict error will occur. When CPHA = 1, the NSS line may remain low between consecutive transmissions (it can always remain low). In a system with a single fixed master and a single slave driving the MISO data line, this format is sometimes preferred.

18.7.1 CPHA=1 transmission format

The following figure is the timing diagram of SPI transmission with CPHA=1. SCLK displays two waveforms: one for CPOL=0 and the other for CPOL=1. Since the SCLK, MISO, and MOSI pins are directly connected between the master and the slave, this diagram can be interpreted as a master or slave timing diagram. The MISO signal is the slave output, and the MOSI signal is the master output. The NSS line is the slave selection input of the slave; the NSS pin of the master is not shown, but it is assumed to be invalid. The NSS pin of the host must be high or must be reconfigured as a general-purpose output that does not affect the SPI.



18.8 SPI data transmission

18.8.1 SPI transmission start

All SPI transmissions are started and controlled by the master SPI device. As a slave device, SPI will consider the transmission start at the first SCLK edge or the falling edge of NSS according to the selected CPHA format. When CPHA = 0, the falling edge of NSS indicates the beginning of the transfer. When CPHA = 1, the first edge on SCLK indicates the beginning of the transfer. No matter which CPHA mode, the transmission can be aborted by making the NSS line high, but it will reset the SPI slave logic and counter. The selected SCLK rate has no effect on the operation of the slave, because the master's clock is controlling the transfer.

When the SPI is configured as a host, the transfer is initiated by software written to SPDR.

18.8.2 SPI transmission ends

When the SPIF flag is set to 1, the SPI transmission is technically completed, but depending on the configuration of the SPI system, there may be other tasks. Since the SPI bit rate does not affect the time of the end period, only the fastest rate is considered in the discussion of the end period. When SPI is configured as a master, SPIF is set at the end of the eighth SCLK cycle. When CPHA is equal to 1, SCLK is inactive during the last half of the eighth SCLK cycle.


Because the SCLK line can be asynchronous with the MCU clock of the slave, and the slave cannot access as much information as the master can access the SCLK cycle, so when the SPI runs as a slave, the end cycle is different. For example, when CPHA = 1, the last SCLK edge occurs in the middle of the eighth SCLK cycle, and the slave cannot know when the last SCLK cycle ends. For these reasons, the slave considers that the transmission is complete after the last bit of the serial data is sampled, which corresponds to the middle of the eighth SCLK cycle.

The SPIF flag is set at the end of the transmission, but when the NSS line is still low, the slave is not allowed to write new data into the SPDR.

18.9 SPI timing diagram


18.9.1 Master mode transmission

When the SPI clock polarity CPOL=0, clock phase CPHA=1, in the SPI master mode, after NSS is low, a system clock CLK, MOSI starts to output, and MOSI data is clocked in SCLK The rising edge of the output. The timing diagram of master mode is shown in the following figure:



18.9.1 Slave mode transmission

When the SPI clock polarity CPOL=0 and clock phase CPHA=1, the data on MISO starts to output after the falling edge of the NSS line. The maximum difference between the MSIO data output and the falling edge of NSS is 1 system clock CLK. The timing diagram of the slave mode is shown in the following figure:




18.10 SPI Interrupt

The interrupt number of SPI is 22, and its interrupt vector is 0x00B3. To enable the SPI interrupt, the enable bit SPIIE must be set to 1, and the overall interrupt enable bit EA must be set to 1.

If the SPI related interrupt enable is turned on and the SPI general interrupt indicator bit SPIIF=1, the CPU will enter the interrupt service routine. The SPIIF operation attribute is read-only and has nothing to do with the state of SPIIE.

After any one of the transmission completion flag SPISIF and write conflict WCOL in the SPI status register SPSR is set to 1, the SPI total interrupt indicator bit SPIIF will be set to 1. Only when these 3 flag bits are all 0, SPIIF is automatically cleared to 0.

When the SPI clock polarity CPOL=0 and the clock phase CPHA=1, in the SPI master mode, SPIIF will generate 2 system clocks CLK after the 8th SCLK rising edge of each frame of data. The timing diagram is shown in the figure below :



18.10.1 Interrupt mask register EIE2

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIE2	SPIIE	I2CIE	WDTIE	ADCIE	PWMIE	--	ET4	ET3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- | | | |
|------|--------|---|
| Bit7 | SPIIE: | SPI interrupt enable bit;
1= enable SPI interrupt;
0= disable SPI interrupt. |
| Bit6 | I2CIE: | I ² C interrupt enable bit;
1= Enable I ² C interrupt;
0= Disable I ² C interrupt. |
| Bit5 | WDTIE: | WDT interrupt enable bit;
1= Enable WDT overflow interrupt;
0= Disable WDT overflow interrupt. |
| Bit4 | ADCIE | ADC interrupt enable bit;
1= enable ADC interrupt;
0= disable ADC interrupt. |
| Bit3 | PWMIE: | PWM total interrupt enable bit;
1= allow all PWM interrupts;
0= disable all PWM interrupts. |
| Bit2 | -- | Reserved, must be zero. |
| Bit1 | ET4: | Timer4 interrupt enable bit;
1= Enable Timer4 interrupt;
0= Disable Timer4 interrupt. |
| Bit0 | ET3: | Timer3 interrupt enable bit;
1= Enable Timer3 interrupt;
0= Disable Timer3 interrupt. |

18.10.2 Interrupt Priority control register EIP2

0xB8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIP2	PSPI	PI2C	PWDT	PADC	PPWM	--	PT4	PT3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 PSPI: SPI interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit6 PI2C: I²C interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit5 PWDT: WDT interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit4 PADC: ADC interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit3 PPWM: PWM interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit2 -- Reserved, must be zero.
- Bit1 PT4: TIMER4 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit0 PT3: TIMER3 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.

18.10.3 Peripheral Interrupt flag register EIF2

0xB2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIF2	SPIIF	I2CIF	--	ADCIF	PWMIF	--	TF4	TF3
R/W	R	R	--	R/W	R	--	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 SPIIF: SPI general interrupt indicator bit, read-only;
 1= SPI generates an interrupt (this bit is automatically cleared after clearing the specific interrupt flag bit);
 0= SPI does not generate an interrupt.
- Bit6 I2CIF: I²C general interrupt indicator bit, read-only;
 1= I²C generates an interrupt (after clearing the specific interrupt flag bit, this bit is automatically cleared);
 0= I²C does not generate an interrupt.
- Bit5 -- Reserved, must be zero.
- Bit4 ADCIF: ADC interrupt flag bit;
 1= ADC conversion is completed and needs to be cleared by software;
 0= ADC conversion is not completed.
- Bit3 PWMIF: PWM general interrupt indicator bit, read-only;
 1= PWM generates an interrupt, (this bit is automatically cleared after clearing the specific interrupt flag bit);
 0= PWM does not generate an interrupt.
- Bit2 -- Reserved, must be zero.
- Bit1 TF4: Timer4 timer overflow interrupt flag bit;
 1= Timer4 timer overflows, it is automatically cleared by hardware when entering the interrupt service routine, or can be cleared by software;
 0= Timer4 timer has no overflow.
- Bit0 TF3: Timer3 timer overflow interrupt flag bit;
 1= Timer3 timer overflows, it is automatically cleared by hardware when entering the interrupt service routine, or it can be cleared by software;
 0= Timer3 timer has no overflow.


19. I²C module

19.1 overview

This module provides the interface between the I²C bus. The connection diagram is shown in the figure below, and supports arbitration and clock synchronization to allow operation in a multi-master system. I²C supports normal and fast modes.

The characteristics of the I²C module are as follows: It

- ◆ supports 4 working modes: master sending, master receiving, slave sending, and slave receiving.
- ◆ Support 2 transmission speed modes:
 - standard (up to 100Kb/s);
 - fast (up to 400Kb/s);
- ◆ perform arbitration and clock synchronization.
- ◆ Support multi-host system.
- ◆ The host mode supports 7-bit addressing mode and 10-bit addressing mode on the I²C bus (software support).
- ◆ The slave mode supports 7-bit addressing mode on the I²C bus.
- ◆ An interrupt is generated.
- ◆ Allows operation in a wide range of clock frequencies (built-in 8-bit timer).



19.2 I²C port configuration

If the use the I²C function, the corresponding port should first be configured as SCL and SDA channels. For example, configure the P04 and P05 ports as I²C functions:

```
P04CFG=0x0C; //Select P04 to be configured as SCL channel
```

```
P05CFG=0x0D; //Select P05 to be configured as SDA channel
```

After configuring I²C channel, this group of ports is in open drain state by default. You can configure whether to enable SCL, internal pull-up resistance of SDA port, or add pull-up resistance outside the chip through PxUP.

In the master control mode, IIC outputs SCL to the slave. After sending the address or data, the slave needs to pull the SCL down and send back the corresponding response signal to the host. The host needs to read back the SCL port line status to detect whether the slave releases the SCL to determine whether the next frame data transmission is required. If the pull-up resistance or board-level parasitic capacitance of SCL is larger, the reading back time will be longer, which will affect the communication speed of IIC. Please refer to IIC application manual for details.

19.3 I²C master mode

There are six registers for connecting with the master: control, status, slave address, send data, receive data and timer period register.

Register		address
write	read	
slave address register I2CMSA	slave address register I2CMSA	0xF4
master mode control register I2CMCR	master mode status register I2CMSR	0xF5
master control sending data register I2CMBUF	master receiving data register I2CMBUF	0xF6
timing cycle register I2CMTP	timing cycle register I2CMTP	0xF7

Master mode control register I2CMCR and the master mode status register I2CMSR share a register address, but they are physically two different registers.

The main control sending data register and the main control receiving data register share a register address. The write operation accesses the sending register I2CMBUF, and the read operation accesses the receiving register I2CMBUF.

During write operation, it is used as a control register to write, and read operation is used as a status register to read.

19.3.1 I²C master mode timing period Register

In order to generate a wide range of SCL frequency in the, the module has a built-in 8-bit timer. Used for standard and fast transmission.

TIMER_PRD ≠ 0 时, Ideal clock cycle of SCL: * (1+TIMER_PRD)* 10* Tsys

TIMER_PRD = 0 时, Ideal clock cycle of SCL: 3* 10* Tsys

Refer to IIC Application Manual for the specific calculation formula of SCL.

0xF7	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
I2CMTP	--	MTP6	MTP5	MTP4	MTP3	MTP2	MTP1	MTP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	1

Bit7 -- Reserved, must be 0.

Bit6~Bit0 MTP<6:0>: Bit 6-0 of the period timer register of standard and fast mode:TIMER_PRD[6:0].

19.3.2 I²C master mode control and status Register

Control register includes 4 bits: RUN, START, STOP, and ACK bits. The START bit will generate a START or REPEATED START condition. The STOP bit determines whether the data transmission stops at the end of the cycle or continues. In order to generate a single transmission cycle, the slave address register writes the required address, the R/S bit is set to 0, and the control register writes ACK=x, STOP=1, START=1, RUN=1 (I2CMCR=xxx0_x111x) to perform operations and stop. When the operation is completed (or an error occurs), an interrupt is generated. Data can be read from the receive data register.

When I²C works in master mode, the ACK bit must be set to 1. This will cause the I²C bus controller to automatically send an answer after each byte. When the I²C bus controller no longer needs the slave to send data, this bit must be cleared to 0.

Master control mode control register

0xF5	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
I2CMCR	RSTS	--	--	--	ACK	STOP	START	RUN
R/W	W	R	R	W	W	W	W	W
reset Value	0	0	1	0	0	0	0	0

Bit7	RSTS:	I ² C active module reset control bit;
	1=	Reset the main control module (the entire I ² C register of, including I2CMCR);
	0=	I ² C clear the interrupt flag bit in main control mode.
Bit6~Bit5	--	Reserved.
Bit4	--	Reserved, must be zero.
Bit3	ACK:	acknowledge enable bit;
	1=	enable;
	0=	disable.
Bit2	STOP:	Stop enable bit;
	1=	enable;
	0=	disable.
Bit1	START:	Start enable bit;
	1=	enable;
	0=	disable.
Bit0	RUN:	Run enable bit;
	1=	enable;
	0=	disable.

Various operations in the master control mode can be realized through the following control bit combination list:

START: Send start signal.

SEND: Send data or address.

RECEIVE: Receive data.

STOP: Send end signal.

Combination of control bits (IDLE state)

R/S	ACK	STOP	START	RUN	OPERATION
0	-	0	1	1	START followed by SEND (the host stays in the sending mode)
0	-	1	1	1	START followed by SEND and STOP
1	0	0	1	1	Non-responsive reception after START (the host stays in receiver mode)
1	0	1	1	1	START followed by RECEIVE and STOP
1	1	0	1	1	START followed by RECEIVE (main unit remains in receiver mode)
1	1	1	1	1	No combination
0	0	0	0	1	No combination

Combination of control bits (master transmission state)

R/S	ACK	STOP	START	RUN	OPERATION
-	-	0	0	1	SEND operation
-	-	1	0	0	Stop
-	-	1	0	1	SEND followed by STOP
0	-	0	1	1	Repeat START followed by SEND
0	-	1	1	1	Repeat START, followed by SEND and STOP
1	0	0	1	1	Repeat the START condition followed by the response RECEIVED operation (The host stays in receiver mode)
1	0	1	1	1	Repeat START, followed by SEND and STOP conditions
1	1	0	1	1	Repeat START condition followed by RECEIVE (The host stays in receiver mode)
1	1	1	1	1	No combination

Combination of control bits (master control receiving state)

R/S	ACK	STOP	START	RUN	OPERATION
-	0	0	0	1	RECEIVE operation with response (The host stays in receiver mode)
-	-	1	0	0	STOP
-	0	1	0	1	RECEIVE followed by STOP
-	1	0	0	1	RECEIVE operation (main unit remains in receiver mode)
-	1	1	0	1	No combination
1	0	0	1	1	Repeat the START, followed by the response RECEIVE operation (The host stays in receiver mode)
1	0	1	1	1	Repeat START, followed by RECEIVE and STOP
1	1	0	1	1	Repeat START followed by RECEIVE (The host stays in receiver mode)
0	-	0	1	1	Repeat START followed by SEND (The host stays in transmitter mode)
0	-	1	1	1	Repeat START, followed by SEND and STOP

master mode status register I2CMSR

0xF5	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
I2CMSR	I2CMIF	BUS_BUSY	IDLE	ARB_LOST	DATA_ACK	ADD_ACK	ERROR	BUSY
R/W	R	R	R	R	R	R	R	R
reset Value	0	0	1	0	0	0	0	0

- Bit7 I2CMIF: I²C interrupt flag bit in master control mode;
 1= master control mode, transmission/reception is completed, or a transmission error occurs.
 (Cleared by software, cleared by writing 0);
 0= no interrupt is generated.
- Bit6 BUS_BUSY: I²C master mode/slave control mode²C bus busy flag bit in;
 1= I²C bus is busy and cannot be transmitted (the start position on the bus is 1, the stop condition is cleared).
 0= -
- Bit5 IDLE: I²C master control mode idle flag bit;
 1= idle state;
 0= working state.
- Bit4 ARB_LOST: I²C master mode arbitration flag;
 1= lost bus control.
 0= -
- Bit3 DATA_ACK: I²C master mode sending data acknowledgement flag bit;
 1= last time there is no response to the data sent.
 0= -
- Bit2 ADD_ACK: I²C master mode addressing acknowledgement flag bit;
 1= There is no acknowledgement in the last addressing.
 0= -
- Bit1 ERROR: I²C master mode error flag;
 1= No response from the addressed slave/No response to data sent/I²C bus arbitration conflict.
 0= -
- Bit0 BUSY: I²C main control module busy flag bit;
 1= I²C module is transmitting data.
 0= -

19.3.3 I²C slave address Register

The slave address register is composed of 8 bits: 7-bit address bits (A6-A0) and receive/transmit bits R/S. The R/S bit determines whether the next operation is to receive (1) or send (0).

Master mode slave address register I2CMSA

0xF4	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
I2CMSA	SA6	SA5	SA4	SA3	SA2	SA1	SA0	R/S
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit1 SA<6:0>: I²Slave address inC master mode.
 Bit0 R/S: I²receiving/sending status selection bit after sending the slave address inC master control mode;
 1= receive data after correct addressing;
 0= send data after correct addressing.

19.3.4 I²C master mode sending and receiving Data Register

The sending data register consists of eight data bits, which will be sent on the bus during the next sending or burst sending operation. The first sending bit is MD7 (MSB).

Master mode data buffer register I2CMBUF

0xF6	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
I2CMBUF	MD7	MD6	MD5	MD4	MD3	MD2	MD1	MD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 MD<7:0>: I²Send/receive data inC master control mode.

19.4 I²C slave mode

There are five registers for connecting to the target device: own address, control, status, send data and receive data registers.

Register		address
write	read	
self address register I2CSADR	self address register I2CSADR	0xF1
control register I2CSCR	status register I2CSSR	0xF2
send data I2CSBUF	receive data I2CSBUF	0xF3

19.4.1 I²C self address Register I2CSADR

The self address register consists of seven address bits that identify the I²C core on the I²C bus. This register can read and write addresses.

Self address register I2CSADR

0xF1	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
I2CSADR	--	SA6	SA5	SA4	SA3	SA2	SA1	SA0
R/W	R	R/W						
reset Value	0	0	0	0	0	0	0	0

Bit7 -- Reserved, must be 0.

Bit6~Bit0 SA<6:0>: I²C self address of slave mode.

19.4.2 I²C slave mode control and status RegisterI2CSCR/I2CSSR

Slave mode control register and slave mode status register occupy a register address, use different operations to distinguish access to these two registers:

write operation: write I2CSCR (only Write)

Read operation: Read the I2CSSR (read-only)

control register consists of two bits: RSTS and DA bits. The RSTS bit controlsentire I²C slave module. When the I²C bus encounters some problems, the software can enable this bit to reinitialize I2CS. The DA bit enables and disables I2CS device operation. Reading this address places the status register on the data bus.

Slave mode control register I2CSCR

0xF2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
I2CSCR	RSTS	--	--	--	--	--	--	DA
R/W	W	R	R	R	R	R	R	W
reset Value	0	0	0	0	0	0	0	0

Bit7 RSTS: I²C slave module reset control bit;

1= reset slave module;

0= no effect.

Bit6~Bit1 -- Reservations, all must be 0.

Bit0 DA: I²C slave mode enable bit;

1= enable;

0= disable.

The status register consists of three bits: SENDFIN bit, RREQ bit, and TREQ bit. The sent SENDFIN bit indicates that the host I²C controller has completed the data reception during the I2CS single or continuous sending operation. The RREQ bit of the receive request indicates that the I2CS device hasfrom the I²C received a data byte from the host, and the I2CS device should read a data byte from the receive data register I2CSBUF. The transmit request TREQ bit indicates that the I2CS device is addressed as a slave transmitter, and the I2CS device should write a data byte into the transmit data register I2CSBUF. If the I²C interrupt enable is turned on, setting any of the three flag bits will generate an interrupt.

In the slave mode, the bus busy flag bit is judged by Bit6 (BUS_BUSY) of the master mode status register I2CMSR. I2CMSR is 0x20 when the bus is idle, and the I2CMSR register is 0x60 when the start condition is generated until the stop condition is generated. When the stop condition is generated , I2CMSR is 0x20.

Slave mode status register I2CSSR

0xF2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
I2CSSR	--	--	--	--	--	SENDFIN	TREQ	RREQ
R/W	--	--	--	--	--	R	R	R
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit3 -- Reserved, all must be 0.

Bit2 SENDFIN: I²C send operation completed flag bit in slave mode, read-only.

1= main control device no longer needs data, TREQ is no longer set to 1, and this data transfer has been completed. (It is automatically cleared after reading I2CSCR).

0= -

Bit1 TREQ: I²C slave mode ready to send flag bit, read only.

1= As the sending device has been addressed or the master device is ready to receive data. (It is automatically cleared after writing I2CSBUF).

0= -

Bit0 RREQ: I²C slave mode receiving completion flag bit, read only.

1= Receive completed. (It is automatically cleared after reading I2CSBUF).

0= Receive not completed.

19.4.3 I²C slave mode to send and receive buffer Register I2CSBUF

0xF3	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
I2CSBUF	I2CSBUF7	I2CSBUF6	I2CSBUF5	I2CSBUF4	I2CSBUF3	I2CSBUF2	I2CSBUF1	I2CSBUFO
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 I2CSBUF<7:0>: I²C sent or received data;

write operation: write the data to be sent (the sending order is from the higher bit to the low bit);

read operation: Data has been received.

19.5 I²C Interrupt

The interrupt number of I²C is 21, and its interrupt vector is 0x00AB. To enable I²C interrupts, the enable bit I2CIE must be set to 1, and the overall interrupt enable bit EA must be set to 1.

If the I²C related interrupt enable is turned on, and the I²C total interrupt indicator bit I2CIF=1, the CPU will enter the interrupt service routine. The I2CIF operation attribute is read-only and has nothing to do with the status of I2CIE.

I²C master mode interrupt flag bit I2CMIF, send operation completed flag bit SENDFIN in slave mode, slave mode ready to send flag bit TREQ, slave mode receive completion flag bit RREQ when any one is 1, the I²C total interrupt indicator bit I2CIF will be set to 1. Only when these 4 flag bits are all 0, I2CIF is automatically cleared to 0.

19.5.1 Interrupt mask register EIE2

0xAA	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIE2	SPIIE	I2CIE	WDTIE	ADCIE	PWMIE	--	ET4	ET3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- | | | |
|------|--------|--|
| Bit7 | SPIIE: | SPI interrupt enable bit; |
| | 1= | Enable SPI interrupt; |
| | 0= | Disable SPI interrupt. |
| Bit6 | I2CIE: | I ² C interrupt enable bit; |
| | 1= | Enable I ² C interrupt; |
| | 0= | Disable I ² C interrupt. |
| Bit5 | WDTIE: | WDT interrupt enable bit; |
| | 1= | Enable WDT overflow interrupt; |
| | 0= | Disable WDT overflow interrupt. |
| Bit4 | ADCIE: | ADC interrupt enable bit; |
| | 1= | Enable ADC interrupt; |
| | 0= | Disable ADC interrupt. |
| Bit3 | PWMIE: | PWM total interrupt enable bit; |
| | 1= | Allow all PWM interrupts; |
| | 0= | Disable all PWM interrupts. |
| Bit2 | -- | Reserved, must be zero. |
| Bit1 | ET4: | Timer4 interrupt enable bit; |
| | 1= | Enable Timer4 interrupt; |
| | 0= | Disable Timer4 interrupt. |
| Bit0 | ET3: | Timer3 interrupt enable bit; |
| | 1= | Enable Timer3 interrupt; |
| | 0= | Disable Timer3 interrupt. |

19.5.2 Interrupt Priority control register EIP2

0xBA	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIP2	PSPI	PI2C	PWDT	PADC	PPWM	--	PT4	PT3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 PSPI: SPI interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit6 PI2C: I²C interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit5 PWDT: WDT interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit4 PADC: ADC interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit3 PPWM: PWM interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit2 -- Reserved, must be zero.
- Bit1 PT4: TIMER4 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit0 PT3: TIMER3 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.

19.5.3 Peripheral Interrupt flag register EIF2

0xB2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIF2	SPIIF	I2CIF	--	ADCIF	PWMIF	--	TF4	TF3
R/W	R	R	--	R/W	R	--	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 SPIIF: SPI general interrupt indicator bit, read-only;
 1= SPI generates an interrupt (this bit is automatically cleared after clearing the specific interrupt flag bit);
 0= SPI does not generate an interrupt.
- Bit6 I2CIF: I²C total interrupt indicator bit, read-only;
 1= I²C generates an interrupt (after clearing the specific interrupt flag bit, this bit is automatically cleared);
 0= I²C does not generate an interrupt.
- Bit5 -- Reserved, must be zero.
- Bit4 ADCIF: ADC interrupt flag bit;
 1= ADC conversion is completed and needs to be cleared by software;
 0= ADC conversion is not completed.
- Bit3 PWMIF: PWM general interrupt indicator bit, read-only;
 1= PWM generates an interrupt (this bit is automatically cleared after clearing the specific interrupt flag bit);
 0= PWM does not generate an interrupt.
- Bit2 -- Reserved, must be zero.
- Bit1 TF4: Timer4 timer overflow interrupt flag bit;
 1= Timer4 timer overflows, it is automatically cleared by hardware when entering the interrupt service routine, and can also be cleared by software;
 0= Timer4 timer has no overflow.
- Bit0 TF3: Timer3 timer overflow interrupt flag bit;
 1= Timer3 timer overflows, it is automatically cleared by hardware when entering the interrupt service routine, and can also be cleared by software;
 0= Timer3 timer has no overflow.


19.6 I²C Slave Mode Transmission Mode

The default I²C address of all the waveforms presented in this section is 0x39 ("00111001").

19.6.1 Single reception

The figure below shows the sequence received during a single data period. Single received sequence:


- start condition;
- I²C is addressed by the I²C host as a receiver;
- address is confirmed by I²C;
- data is received by I²C;
- data is confirmed by I²C;
- stop condition.



19.6.2 Single Transmission

The following figure shows the signal sequence sent by I2C during a single data period. Single transmission sequence:

- Starting conditions;
- I2C is addressed by the I2C host as a transmitter;
- The address is confirmed by I2C;
- Data is transmitted by I2C;
- The data is not confirmed by the I2C host;
- Stop condition



19.6.3 Continuous reception

The following figure shows the signal sequence received by I2C during continuous data reception. Continuous receiving sequence:


- Starting conditions.
- I2C is addressed by the I2C master as a receiver.
- The address is confirmed by I2C.

1) The data is received by I2C.

2) The data is confirmed by I2C.

- Stop condition.

Sequences 1) and 2) are repeated until the stop condition occurs.




19.6.4 Continuous transmission

The following figure shows the signal sequence sent by I2C during continuous data transmission. Continuous sending sequence:

- Sending conditions.
- I2C is addressed by the I2C master as a transmitter.
- The address is confirmed by I2C.

- 1) The data is sent by I2C.
- 2) The data I2C host confirms the data.
- 3) The final data is not confirmed by the I2C host.
 - Stop condition.

Repeat sequence 1) and 2) until the last data sent is not confirmed by the I2C host 3)..



20. UARTn module

20.1 overview

The Universal Synchronous Asynchronous Receiver Transmitter (UART0 / UART1) provides a flexible method for full-duplex data exchange with external devices.

There are two physically independent receiving and sending buffers inside UARTn, SBUFn, which can be used to distinguish between receiving and sending buffers by reading and writing commands to SBUFn. When writing SBUFn, the data is loaded into the sending buffer; when reading SBUFn, the content in the receiving buffer is read.

UARTn has four operating modes: a synchronous mode and three asynchronous modes. Modes 2 and 3 have multi-machine communication function, which can be enabled by setting the SMn2 bit in the SCONn register to 1. The host processor first sends the address byte that identifies the target slave. The address byte is different from the data byte, because the 9th bit in the address byte is 1 and the data byte is 0. When SMn2=1, the slave will not be interrupted by the data byte. The address byte will interrupt all slaves. The addressed slave will clear its SMn2 bit, and is ready to receive the upcoming data byte. The unaddressed slave sets SMn2 to 1 and ignores the incoming data.

20.2 UARTn port configuration

Before using the UARTn module, you need to configure the corresponding ports to the TXDn and RXDn channels of UARTn. For example, the port configuration of UART0/1 is as follows:

```
P25CFG = 0x08; //Select P25 to be configured as TXD0 channel
```

```
P26CFG =0x09; // Select P26 to be configured as RXD0 channel, In master synchronized mode, the port will be automatically configured as Open-drain with pull-up resistor.
```

```
P35CFG = 0x0A; // Select P35 to be configured as TXD1 channel
```

```
P21CFG =0x0B; // Select P21 to be configured as RXD1 channel, In master synchronized mode, the port will be automatically configured as Open-drain with pull-up resistor.
```

When using, it is recommended to set the working mode first, and then configure the corresponding port as a serial port. When the port is configured as asynchronous mode, the pull-up resistor of RXD0/RXD1 can be configured via pull-up resistor control register PxUP.

20.3 UARTn baud rate

UARTn is in mode 0, the baud rate is fixed to the system clock divided by 12 ($F_{sys}/12$); in mode 2, the baud rate is fixed to the system clock divided by 32 or 64 Frequency division ($F_{sys}/32$, $F_{sys}/64$); In mode 1 and mode 3, the baud rate is generated by the timer Timer1 or Timer4 or Timer2 or the BRT or BRT1 module. Which timer the chip selects as the baud rate clock source is determined by the register FUNCCR/FUNCCR1

20.3.1 Baud rate clock source

UARTn is in mode 1 and mode 3, the baud rate clock source selection is as following:

- When {FUNCCR[2],FUNCCR[0]}=00, Select Timer1 as the baud rate generator of UART0;
- When {FUNCCR[2],FUNCCR[0]}=01, Select Timer4 as the baud rate generator of UART0;
- When {FUNCCR[2],FUNCCR[0]}=10, Select Timer2 as the baud rate generator of UART0;
- When {FUNCCR[2],FUNCCR[0]}=11, Select BRT as the baud rate generator of UART0;
- When {FUNCCR[3],FUNCCR[1]}=00, Select Timer1 as the baud rate generator of UART1;
- When {FUNCCR[3],FUNCCR[1]}=01, Select Timer4 as the baud rate generator of UART1;
- When {FUNCCR[3],FUNCCR[1]}=10, Select Timer2 as the baud rate generator of UART1;
- When {FUNCCR[3],FUNCCR[1]}=11, Select BRT as the baud rate generator of UART1;

20.3.2 Baud rate calculation

When UARTn is in mode 1 and mode 3, the baud rate calculation formula for different clock sources is as follows:

- 1) The formula of the baud rate when Timer1 or Timer4 works in 8-bit auto-reload mode:

$$BaudRate = \frac{F_{sys} \times 2^{SMODn}}{32 \times (4 \times 3^{1-TxM}) \times (256 - THx)} \quad (x=1,4)$$

$SMODn$ is the baud rate selection bit, which is set by the register PCON. $T1M$ is the timer 1 clock selection bit, which is set by the register CKCON[4], and $T4M$ is the timer 4 clock selection bit, which is set by the register T34MOD[6]. That is, the $TH1/TH4$ value of Timer1 or Timer4 at the corresponding baud rate should be set to:

$$THx=256 - \frac{F_{sys} \times 2^{SMODn}}{32 \times (4 \times 3^{1-TxM}) \times BaudRate} \quad (x=1,4)$$

- 2) The formula of the baud rate when Timer2 works in overflow auto-reload mode:

$$BaudRate = \frac{F_{sys} \times 2^{SMODn}}{32 \times (12 \times 2^{T2PS}) \times (65536 - \{RLDH, RLDL\})}$$

$T2PS$ is the timer 2 clock prescaler selection bit, which is set by register T2CON[7]. That is, the value of " $\{RLDH, RLDL\}$ " should be set to " $\{RLDH, RLDL\}$ " under the corresponding baud rate of Timer2:

$$\{RLDH, RLDL\} = 65536 - \frac{F_{sys} \times 2^{SMODn}}{32 \times (12 \times 2^{T2PS}) \times BaudRate}$$

- 3) When BRT is used as a baud rate generator, the baud rate formula:

$$BaudRate = \frac{F_{sys} \times 2^{SMODn}}{32 \times (65536 - \{BRTDH, BRTDL\}) \times 2^{BRTCKDIV}}$$

$BRTCKDIV$ is the BRT timer prescaler selection bit, which is set by the register BRTCON. That is, the value of " $\{BRTDH, BRTDL\}$ " should be set as BRT at the corresponding baud rate:

$$\{BRTDH, BRTDL\} = 65536 - \frac{F_{sys} \times 2^{SMODn}}{32 \times 2^{BRTCKDIV} \times BaudRate}$$

20.3.3 Baud Rate Error

When UARTn is in mode 1 and mode 3, different baud rate clock sources are selected, and the error under different baud rates is as follows:

Table 1) and 2) are part of the baud rate related information in the 8-bit auto-reload mode of Timer 1/4 in the variable baud rate mode. Table 3) and 4) are part of the baud rate related information when the overflow rate of the BRT timer is used as the UART clock source in the variable baud rate mode.

1) SMODn=0, T1M=1/T4M=1

Baud rate	Fsys=8MHz			Fsys=16MHz			Fsys=24MHz			Fsys=48MHz		
bps	{TH1, TH4}	Actual Rate	% Error	{TH1, TH4}	Actual Rate	% Error	{TH1, TH4}	Actual Rate	% Error	{TH1, TH4}	Actual Rate	% Error
4800	243	4808	-0.16	230	4808	-0.16	217	4808	-0.16	178	4808	-0.16
9600	--	--	--	247	9615	-0.16	236	9375	2.34	217	9615	-0.16
19200	--	--	--	--	--	--	246	18750	2.34	236	18750	2.34
38400	--	--	--	--	--	--	251	37500	2.34	246	37500	2.34
115200	--	--	--	--	--	--	--	--	--	--	--	--
250000	--	--	--	--	--	--	--	--	--	--	--	--
500000	--	--	--	--	--	--	--	--	--	--	--	--

2) SMODn=1, T1M=1/T4M=1

Baud rate	Fsys=8MHz			Fsys=16MHz			Fsys=24MHz			Fsys=48MHz		
bps	{TH1, TH4}	Actual Rate	% Error	{TH1, TH4}	Actual Rate	% Error	{TH1, TH4}	Actual Rate	% Error	{TH1, TH4}	Actual Rate	% Error
4800	230	4808	-0.16	204	4808	-0.16	178	4808	-0.16	100	4808	-0.16
9600	243	9615	-0.16	230	9615	-0.16	217	9615	-0.16	178	9615	-0.16
19200	--	--	--	243	19230	-0.16	236	18750	2.34	217	19231	-0.16
38400	--	--	--	--	--	--	246	37500	2.34	236	37500	2.34
115200	--	--	--	--	--	--	--	--	--	--	--	--
250000	--	--	--	--	--	--	--	--	--	--	--	--
500000	--	--	--	--	--	--	--	--	--	--	--	--

3) SMODn=0, BRTCKDIV=0

Baud rate	Fsys=8MHz			Fsys=16MHz			Fsys=24MHz			Fsys=48MHz		
bps	{BRTH, BRTL}	Actual Rate	% Error	{BRTH, BRTL}	Actual Rate	% Error	{BRTH, BRTL}	Actual Rate	% Error	{BRTH, BRTL}	Actual Rate	% Error
4800	65484	4808	-0.16	65432	4808	-0.16	65380	4808	-0.16	65224	4808	-0.16
9600	65510	9615	-0.16	65484	9615	-0.16	65458	9615	-0.16	65380	9615	-0.16
19200	65523	19231	-0.16	65510	19231	-0.16	65497	19231	-0.16	65458	19231	-0.16
38400	--	--	--	65523	38462	-0.16	65516	37500	2.34	65497	38462	-0.16
115200	--	--	--	--	--	--	--	--	--	65523	115385	-0.16
250000	--	--	--	--	--	--	--	--	--	65530	250000	0
500000	--	--	--	--	--	--	--	--	--	65533	500000	0

4) SMODn=1, BRTCKDIV=0

Baud rate	Fsys=8MHz			Fsys=16MHz			Fsys=24MHz			Fsys=48MHz		
bps	{BRTH, BRTL}	Actual Rate	% Error	{BRTH, BRTL}	Actual Rate	% Error	{BRTH, BRTL}	Actual Rate	% Error	{BRTH, BRTL}	Actual Rate	% Error
4800	65432	4808	-0.16	65328	4808	-0.16	65224	4792	0.16	64911	4800	0
9600	65484	9615	-0.16	65432	9615	-0.16	65380	9615	-0.16	65224	9615	-0.16
19200	65510	19231	-0.16	65484	19231	-0.16	65458	19231	-0.16	65380	19231	-0.16
38400	65523	38462	-0.16	65510	38462	-0.16	65497	38462	-0.16	65458	38462	-0.16
115200	--	--	--	--	--	--	65523	115385	-0.16	65510	115385	-0.16
250000	--	--	--	--	--	--	--	--	--	65524	250000	0
500000	--	--	--	--	--	--	--	--	--	65530	500000	0
1000000	--	--	--	--	--	--	--	--	--	65533	1000000	0

20.4 UARTn Register

UARTn has the same function as the standard 8051 UART. The related registers are: FUNCCR, SBUFn, SCONn, PCON, IE、IP. The UARTn data buffer (SBUFn) consists of two independent registers: send and receive registers. The data written in SBUFn will set this data in the UARTn output register and start transmission; the data read in SBUFn will read data from the UARTn receiving register. SCON0 register supports bit addressing operation, SCON1 register does not support bit addressing operation, please pay attention when using assembly language. The baud rate is doubled by setting the registers PCON.

20.4.1 UART0/1 baud rate selection Register FUNCCR

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
FUNCCR	--	--	--	--	UART1_CKS1	UART0_CKS1	UART1_CKS0	UART0_CKS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7~Bit4 -- Reserved, must be 0.
- Bit3 UART1_CKS1: UART1 High bit of timer clock source selection, {UART1_CKS1, UART1_CKS}:

 00= Timer1 Overflow clock;

 01= Timer4 Overflow clock;

 10= Timer2 Overflow clock;

 11= BRT Overflow clock;
- Bit2 UART0_CKS1: UART0 High bit of timer clock source selection, {UART0_CKS1, UART0_CKS}:

 00= Timer1 Overflow clock;

 01= Timer4 Overflow clock;

 10= Timer2 Overflow clock;

 11= BRT Overflow clock;
- Bit1 UART1_CKS: UART1 Low bit of timer clock source selection, refer to UART1_CKS1 section;
- Bit0 UART0_CKS: UART0 Low bit of timer clock source selection, refer to UART1_CKS0 section;

20.4.2 UARTn Buffer RegisterSBUFn

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SBUFn	BUFFERn7	BUFFERn6	BUFFERn5	BUFFERn4	BUFFERn3	BUFFERn2	BUFFERn1	BUFFERn0
Read/Write	R/W							
reset Value	X	X	X	X	X	X	X	X

RegisterSBUF0 address 0x99; RegisterSBUF1 address 0xEB.

- Bit7~Bit0 BUFFERn<7:0>: buffer data register.

 Write: UARTn starts to send data.

 Read: read the received data.

20.4.3 UART control register SCONn

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SCONn	UnSM0	UnSM1	UnSM2	UnREN	UnTB8	UnRB8	TIn	RIn
ReadWrite	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Register SCON0 address 0x98; Register SCON1 address 0xEA.

Bit7~Bit6	UnSM0-UnSM1:	Multi-machine communication control bits;
	00=	master synchronous mode;
	01=	8-bit asynchronous mode, with variable baud rate;
	10=	9-bit asynchronous mode, with baud rate Fsys/32 or Fsys/ 64;
	11=	9-bit asynchronous mode, the baud rate is variable.
Bit5	UnSM2:	Multi-machine communication control bit;
	1=	enable;
	0=	disable.
Bit4	UnREN:	Receive enable bit;
	1=	enable;
	0=	disable.
Bit3	UnTB8:	The 9th bit of sending data, mainly used for sending in 9-bit asynchronous mode;
	1=	The 9th bit is 1;
	0=	The 9th bit is 0.
Bit2	UnRB8:	The 9th bit of the received data, mainly used for the transmission of 9-bit asynchronous mode;
	1=	The 9th bit of data is 1;
	0=	receivedThe 9th bit of data received is 0.
Bit1	TIn:	Transmit interrupt flag bit (requires software to clear);
	1=	that the transmit buffer is empty, and the next frame data can be sent.
	0=	-
Bit0	RIn:	Receive interrupt flag bit (requires software to clear);
	1=	that the receive buffer is full, and the next frame of data can be received after reading.
	0=	-

UARTn mode is as following:

SMn0	SMn1	mode	description	Baud rate
0	0	0	Shift register	Fsys/12
0	1	1	8-Bit UART	Is controlled by Timer4/Timer1/Timer2/BRT
1	0	2	9-Bit UART	SMODn=0: Fsys/64;SMODn=1: Fsys/32
1	1	3	9-Bit UART	Is controlled by Timer4/Timer1/Timer2/BRT

20.4.4 PCON Register

0x87	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCON	SMOD0	SMOD1	--	--	--	SWE	STOP	IDLE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 SMOD0: UART0 baud rate multiplier bit;
 1= UART0 baud rate is doubled;
 0= UART0 baud rate is normal.
- Bit6 SMOD1: UART1 baud rate multiplier bit;
 1= UART1 baud rate doubled;
 0= UART1 baud rate is normal.
- Bit5~Bit3 -- Reserved, must be 0's.
- Bit2 SWE: STOP status function wake-up enable bit;
 (Regardless of the value of SWE, the system can be restarted by power-off reset or enabled external reset)
 0= Function wake-up is disabled;
 1= Function wake-up is enabled (can be waked up by external interrupt and timed) wake).
- Bit1 STOP: Sleep status control bit;
 1= Enter sleep status (automatically clear when exiting STOP mode);
 0= Not enter sleep status.
- Bit0 IDLE: Idle state control bit;
 1= Enter idle state (automatically clear when exiting IDLE mode);
 0= Not enter idle state

20.5 UARTn Interrupt

The interrupt number of UART0 is 4, and its interrupt vector is 0x0023.

The interrupt number of UART1 is 6, and its interrupt vector is 0x0033.

To enable the UARTn interrupt, the enable bit ESn must be set to 1, and the total interrupt enable bit EA must be set to 1. If UARTn related interrupt enable is turned on, when TIn=1 or RIn=1, the CPU will enter the corresponding interrupt service routine. TIn/RIn has nothing to do with the state of ESn and needs to be cleared by software. For detailed description, refer to register SCONn.

20.5.1 Interrupt mask register IE

0xA8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IE	EA	ES1	ET2	ES0	ET1	EX1	ET0	EX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7	EA: Global interrupt enable bit; 1= Allow all unmasked interrupts; 0= Disable all interrupts.
Bit6	ES1: UART1 interrupt enable bit; 1= Enable UART1 interrupt; 0= Disable UART1 interrupt.
Bit5	ET2: TIMER2 total interrupt enable bit; 1= Enable all TIMER2 interrupts; 0= Disable all TIMER2 interrupts.
Bit4	ES0: UART0 interrupt enable bit; 1= Enable UART0 interrupt; 0= Disable UART0 interrupt.
Bit3	ET1: TIMER1 interrupt enable bit; 1= Enable TIMER1 interrupt; 0= Disable TIMER1 interrupt.
Bit2	EX1: External interrupt 1 interrupt enable bit; 1= Enable external interrupt 1 interrupt; 0= Disable external interrupt 1 interrupt.
Bit1	ET0: TIMER0 interrupt enable bit; 1= Enable TIMER0 interrupt; 0= Disable TIMER0 interrupt.
Bit0	EX0: External interrupt 0 interrupt enable bit; 1= Enable external interrupt 0 interrupt; 0= Disable external interrupt 0 interrupt.

20.5.2 Interrupt Priority control register IP


0xB8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IP	--	PS1	PT2	PS0	PT1	PX1	PT0	PX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 -- Reserved, must be 0.
- Bit6 PS1: UART1 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit5 PT2: TIMER2 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit4 PS0: UART0 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit3 PT1: TIMER1 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit2 PX1: External interrupt 1 interrupt priority control bit;
 1= Set as high-level interrupt;
 0= Set as low-level interrupt.
- Bit1 PT0: TIMER0 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit0 PX0: External interrupt 0 interrupt priority control bit;
 1= Set as high-level interrupt;
 0= Set as low-level interrupt.

20.6 UARTn mode


20.6.1 Mode 0-synchronous mode

Pin RXDn is used as input or output, and TXDn is used as clock output. The TXDn output is a shift clock. The baud rate is fixed at 1/12 of the system clock frequency. 8 bits are transmitted in LSB first. Initialize the reception by setting the flag in SCONn, set as: RIn = 0 and RENn = 1. The timing diagram of Mode 0 is shown in the figure below:




20.6.2 Mode 1-8 bit asynchronous mode (variable baud rate)

Pin RXDn is used as input, TXDn is used as serial output. Send 10 bits: start bit (always 0), 8-bit data (LSB first) and stop bit (always 1). When receiving, the start bit is transmitted synchronously, 8 data bits can be obtained by reading SBUFn, and the stop bit is set in SCONn with the flag RBn8. The baud rate is variable and depends on the Timer4/Timer1/Timer2/BRTMode. The timing diagram of Mode 1 is shown in the figure below:




20.6.3 Mode 2-9 bit asynchronous mode (fixed baud rate)

This mode is similar to Mode 1, but there are two differences. The baud rate is fixed at 1/32 or 1/64 of the CLK clock frequency, 11-bit transmission and reception: start bit (0), 8-bit data (LSB first), programmable ninth bit and stop bit (1). The ninth bit can be used to control the parity check of the UARTn interface: when sending, the bit TBn8 in SCONn is output as the ninth bit, and when receiving, the ninth bit affects the RBn8 in SCONn. The timing diagram of Mode 3 is shown in the figure below:



20.6.4 Mode 3-9 bit asynchronous mode (variable baud rate)

The only difference between Mode 2 and Mode 3 is that the baud rate in Mode 3 is variable. When REN0=1, data reception is enabled. The baud rate is variable and depends on the Timer4/Timer1/Timer2/BRTmode. The timing diagram of Mode 4 is shown in the following figure:




21. Analog-to-digital converter (ADC)

21.1 overview

The analog-to-digital converter (ADC) can convert the analog input signal into a 12-bit binary number representing the signal. The block diagram of the ADC structure is shown in the figure below.

The port analog input signal and internal analog signal are connected to the input of the analog-to-digital converter after passing through the multiplexer. The analog-to-digital converter uses the successive approximation method to produce a 12-bit binary result, and save the result in the ADC result register (ADRESL and ADRESH), the ADC can generate an interrupt after the conversion is completed. The ADC conversion result is compared with the value of the ADC comparison data register (ADCMPL and ADCMPH), and the comparison result is stored in the ADCMPO flag.

ADC reference voltage is always generated internally, and can be provided by AVDD or by internal ADC-LDO.



21.2 ADC configuration

When configuring and using ADC, the following factors must be considered:

- Port configuration.
- Channel selection.
- ADC conversion clock source.
- Interrupt control.
- The storage format of the result.

21.2.1 Port Configuration

ADC can convert both analog signals and digital signals. When converting analog signals, the corresponding port needs to be configured as an analog port.

Note: Applying analog voltage to pins defined as digital inputs may cause overcurrent in the input buffer.

21.2.2 Channel Selection

The ADCHS bit in the ADCON1 register determines which channel is connected to the analog-to-digital converter.

If the channel is changed, a certain delay is required before the next conversion starts. The ADC delay time is shown in the table below:

Delay time	working voltage
500ns	2.5~4.5V
200ns	4.5~5.5V

21.2.3 ADC reference voltage

ADC reference voltage is provided by the chip's VDD by default, or it can be provided by the internal ADC-LDO. ADC-LDO can choose 4 kinds of voltage output: 2.0V/2.4V/3.0V.

21.2.4 Clock Conversion

The ADCKS bit of ADCON1 register and ADCKS4 bit of ADCON3 can be set by software to jointly select the converted clock source.

The time to complete one bit conversion is defined as T_{ADCK} . The time to complete one conversion is related to the configuration of the ADC conversion result update selection bit and the sampling clock number selection bit. The time to complete one conversion ADGO duration is as follows:

ADC conversion result update selection control	Time to complete a conversion	
ADCON3[3:2]	ADCON3[1]=1	ADCON3[1]=0
00	$25*T_{ADCK}$	$29*T_{ADCK}$
01	$88*T_{ADCK}$	$104*T_{ADCK}$
10	$172*T_{ADCK}$	$204*T_{ADCK}$
11	$340*T_{ADCK}$	$404*T_{ADCK}$

The correct conversion results can only be obtained if the corresponding T_{ADCK} specifications are met. The following table is an example of selecting the ADC clock correctly.

F _{sys}	F _{ADCK} (T _A =25°C)	
	V _{REF} =V _{REF1} =AVDD (AVDD=VDD)	V _{REF} =V _{REF2} =2.0V V _{REF} =V _{REF3} =2.4V V _{REF} =V _{REF4} =3.0V
8MHz	F _{sys} /1	F _{sys} /16
16MHz	F _{sys} /2	F _{sys} /32
24MHz	F _{sys} /4	F _{sys} /48
48MHz	F _{sys} /6	F _{sys} /96

Note: Any change in the system clock frequency will change the ADC clock frequency, which will negatively affect the ADC conversion result.

21.2.5 Result Format

The result of 12-bit A/D conversion can be in two formats: left-justified or right-justified. The output format is controlled by the ADFM bit in the ADCON0 register.

When ADFM=0, the AD conversion result is aligned to the left;

when ADFM=1, the AD conversion result is aligned to the right.

21.3 ADC hardware trigger start

In addition to software trigger ADC conversion, the ADC module also provides a hardware trigger start method. One is the edge trigger mode of the external port, and the other is the edge or period trigger mode of the PWM.

Using hardware to trigger ADC needs to set ADCEX to 1, even if the ADC function can be triggered externally. The hardware trigger signal will set the ADGO bit to 1 after a certain delay, and it will be automatically cleared after the conversion is completed. After the hardware trigger function is turned on, the software trigger function will not be turned off. In the ADC idle state, writing 1 to the ADGO bit can also start AD conversion.

21.3.1 External port edge trigger ADC


ADET pin edge automatically trigger ADC conversion. At this time, ADTGS[1:0] needs to be 11 (select external port edge trigger), and ADEGS[1:0] can select which edge trigger.

21.3.2 PWM trigger ADC

PWM can choose to trigger ADC conversion by edge or period/zero point. ADTGS[1:0] select PWM channel (PG0, PG2, PG4), ADEGS[1:0] can select edge type or period type trigger mode.

21.3.3 Hardware trigger start delay

After the hardware trigger signal is generated, AD conversion is not started immediately, and ADGO is set to 1 after a certain delay. The delay is determined by ADDLY[9:0]. The delay time of the hardware trigger signal: $(ADDLY+3)*Tsys$, the structure diagram of the delay trigger is shown in the figure below:



21.4 ADC result comparison

ADC module provides a set of digital comparators for comparing the result of ADC with pre-loaded { ADCMPH, ADCMPL} value size. The result of each ADC conversion will be compared with the preset value ADCMP. The result of the comparison is stored in the ADCMPO flag bit. After the conversion is completed, the flag bit will be automatically updated. The ADCMPPS bit can change the polarity of the output result.

The ADC comparison result can trigger the enhanced PWM fault brake. To enable this function, you need to set ADFBEN to 1.

When the enhanced PWM function is turned on and ADFBEN=1, the AD conversion result is compared with the preset value {ADCMPH, ADCMPL}. If the comparison result ADCMPO is 1, the PWM will immediately generate a fault brake operation and start all the PWM channels Clear the bit to stop all PWM channel output.

21.5 ADC working principle

21.5.1 Start conversion

To enable the ADC module, you must first set the ADEN bit of the ADCON1 register to 1, and then set the ADGO bit of the ADCON0 register to 1 to start analog-to-digital conversion (ADGO cannot be set to 1 when ADEN is 0).

21.5.2 Completion of the conversion

When the conversion is complete, the ADC module will:

- clear the ADGO bit;
- set the ADCIF flag bit to 1;
- update the ADRESH:ADRESL register with the new conversion result.

21.5.3 Termination of Conversion

Once ADC operation started, the termination of conversion is only allowed after the completion of the ADC conversion. It is forbidden to terminate the ADC conversion operation during the conversion process.

Note: Device reset will force all registers to enter the reset state. Therefore, the reset will shut down the ADC module and terminate any pending conversions.

21.5.4 A/D conversion steps

The configuration steps for using ADC for analog-to-digital conversion are as follows:

- 1) Port configuration:
 - disable pin output driver (see PxTRIS register);
 - configure the pin as an analog input pin.
- 2) Configure ADC interrupt (optional):
 - clear ADC interrupt flag bit;
 - enable ADC interrupt;
 - allow peripheral interrupt;
 - allow global interrupt.
- 3) Configure the ADC module:
 - select the ADC conversion clock;
 - select the ADC input channel;
 - select the format of the result;
 - start the ADC module.
- 4) Wait for the required acquisition time.
- 5) Set ADGO to 1 to start conversion.
- 6) Wait for the ADC conversion to complete by one of the following methods:
 - query the ADGO bit;
 - wait for the ADC interrupt (allow interrupts).
- 7) Read the ADC result.
- 8) Clear the ADC interrupt flag bit (if interrupts are enabled, this operation is required).

Note: If the user attempts to resume sequential code execution after waking the device from sleep mode, the global interrupt must be disabled.

21.5.5 Entering Sleep mode during conversion operation

When the system intends to enter the sleep mode, it is recommended to wait for the ADC ongoing conversion to complete before entering the sleep mode. It is forbidden to enter the chip into sleep mode while ADC conversion operation is ongoing.

21.5.6 Multiple conversion

When enable ADC multiple conversions result accumulation function (ADCON3[4]=1), when conversion is started by ADGO set to 1, ADC will automatically perform n times conversion continuous (n is configured by Register{ADCCNTH[1:0],ADCCNTL[7:0]}), ADGO will keep at low voltage for one system clock at the completion of each conversion, then it will be set to one to start the next conversion, until all n times of conversion are completed. After completion of all n times conversion, the flag ADCIF will be set to one, and the result of all conversions will be accumulated to Register{ADCRES2[7:0],ADCRES1[7:0],ADCRES0[7:0]}. If another multiple conversion is required, it can be triggered by setting ADGO bit again to 1.

NOTE: while using multiple conversion accumulation function, it is recommended to first configure the number of conversion, then enable the accumulation function, lastly, enable ADC conversion.

21.6 Related Register

There are mainly 16 registers related to AD conversion, namely:

- AD control register ADCON0、ADCON1、ADCON2、ADCON3、ADCLDO;
- comparator control register ADCMPC;
- delay Data Register ADDLYL;
- AD result Data Register ADRESH/L;
- AD Multiple conversion result Data Register ADRES0/1/2;
- Number of conversion RegisterADCCNTL/H;
- comparator Data Register ADCMPH/L。

21.6.1 AD control register ADCON0

0xDF	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCON0	ADCHS4	ADFM	--	AN31SEL2	AN31SEL1	AN31SEL0	ADGO	--
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7	ADCHS4	The 4th bit of ADC analog channel selection bit; 1= Refer to the description of register ADCON1 for channel selection; 0= -
Bit6	ADFM:	ADC conversion result format selection bit; 1= Align to the right; 0= Align to the left.
Bit5	--	Reserved
Bit4~Bit2	AN31SEL<2:0>:	ADC channel 31 input source selection bits; 000= BGR (1.2V); 101= VSS (ADC reference ground); 111= VDD (ADC default reference voltage).
	Others=	Reserved, forbidden to be used.
Bit1	ADGO:	ADC conversion start bit (when the bit is set to 1, ADEN must be 1, otherwise the operation is invalid); 1= write: start ADC conversion, (the bit will be 1 when ADC is triggered by hardware); read: ADC is Perform the conversion. 0= Write: invalid. Read: ADC is idle/conversion completed; during ADC conversion (ADGO=1), any software and hardware trigger signals will be ignored.
Bit0	--	Reserved, must be zero.

21.6.2 AD control register ADCON1

0xDE	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCON1	ADEN	ADCKS2	ADCKS1	ADCKS0	ADCHS3	ADCHS2	ADCHS1	ADCHS0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	1	0	0	0	0	0	0

Bit7 ADEN: ADC enable bit;

1= Enable ADC;

0= Disable ADC, no working current is consumed.

Bit6~Bit4 ADCKS<2:0>: ADC conversion clock selection bits;

ADCCON3[0]=0

000= Fsys/2 100= Fsys/32

001= Fsys/4 101= Fsys/64

010= Fsys/8 110= Fsys/128

011= Fsys/16 111= Fsys/256

ADCCON3[0]=1

000= Fsys 100= Fsys/48

001= Fsys/6 101= Fsys/96

010= Fsys/12 110= Fsys/192

011= Fsys/24 111= Reserved.

Bit3~Bit0 ADCHS<3:0>: The lower 4 bits of the analog channel selection bit, and ADCHS<4> form the 5-bit channel selection bit, ADCHS<4:0>;

00000= AN0; 10000= AN16;

00001= AN1; 10001= AN17;

00010= AN2; 10010= AN18;

00011= AN3; 10011= AN19;

00100= AN4; 10100= AN20;

00101= AN5; 10101= AN21;

00110= AN6; 10110= AN22;

00111= AN7; 10111= AN23;

01000= AN8; 11000= AN24;

01001= AN9; 11001= AN25;

01010= AN10; 11010= AN26;

01011= AN11; 11011= AN27;

01100= AN12; 11100= AN28;

01101= AN13; 11101= AN29;

01110= AN14; 11110= AN30;

01111= AN15; 11111= Refer to the description of
ADCON0.AN31SEL.

21.6.3 AD control register ADCON2

0xE9	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCON2	ADCEX	--	ADTGS1	ADTGS0	ADEGS1	ADEGS0	--	--
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7 ADCEX: ADC hardware trigger enable bit;
 1= Enable;
 0= Disable.

Bit6 -- Reserved, must be zero.

Bit5~Bit4 ADTGS: ADC hardware trigger source selection bits;
 00= PG0 (PWM0);
 01= PG2 (PWM2);
 10= PG4 (PWM4);
 11= port pin (ADET).

Bit3~Bit2 ADEGS: ADC hardware trigger edge selection bits;
 00= falling edge;
 01= rising edge;
 10= cycle point of PWM cycle;
 11= zero point of PWM cycle.

Bit1~Bit0 -- Reserved, all must be 0.

21.6.4 AD control register ADCON3

0xD9	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCON3	--	--	--	SUMEN	ADCTIMES1	ADCTIMES0	SPTIME	ADCKS4
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit5 -- Reserved, must be 0.

Bit4 SUMEN: ADC multiple conversion result accumulation control bit;
 1= enable;
 0= disable.

Bit3~Bit2 ADCTIMES<1:0>: ADC conversion result update selection bit;
 00= Complete 1 time conversion update Data Register (ADRESL/ADRESH) ;
 01= Complete 4 times conversion average value update Data Register ;
 10= Complete 8 times conversion average value update Data Register ;
 11= Complete 16 times conversion average value update Data Register .

Bit1 SPTIME: Sample clock number selection bit;
 1= 4x sampling clock T_{ADCK};
 0= 8 x sampling clock T_{ADCK}.

Bit0 ADCKS4: ADC conversion clock selection bit, refer to ADCON1[6:4] description for details.

21.6.5 AD comparator control register ADCMPC

0xD1	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCMPC	ADFBEN	ADCMPPS	--	ADCMPO	--	--	ADDLY9	ADDLY8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7	ADFBEN:	ADC comparator result control PWM brake enable bit; 1= enable; 0= disable.
Bit6	ADCMPPS:	ADC comparator output polarity selection bit; 1= if ADRES<ADCMP, then ADCMPO=1; 0= if ADRES>=ADCMP, then ADCMPO=1.
Bit5	--	Reserved, must be zero.
Bit4	ADCMPO:	ADC comparator output bit. This bit outputs the result of the ADC comparator output, and it will be updated every time the ADC conversion ends.
Bit3~Bit2	--	Reserved, must be 0's.
Bit1~Bit0	ADDLY<9:8>:	ADC hardware trigger delay data[9:8] bits.

21.6.6 AD hardware trigger delay Data Register ADDLYL

0xD3	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADDLYL	ADDLY7	ADDLY6	ADDLY5	ADDLY4	ADDLY3	ADDLY2	ADDLY1	ADDLY0
Read/Write	R/W							
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 ADDLY<7:0>: ADC hardware trigger delay data lower 8 bits.

21.6.7 AD Data Register High ADRESH, ADFM=0 (left align)

0xDD	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRESH	ADRES11	ADRES10	ADRES9	ADRES8	ADRES7	ADRES6	ADRES5	ADRES4
Read/Write	R	R	R	R	R	R	R	R
reset Value	X	X	X	X	X	X	X	X

Bit7~Bit0 ADRES<11:4>: ADC result register bits.
The 11-4 digits of the 12-bit conversion result.

21.6.8 AD Data Register low bitADRESL, ADFM=0 (left align)

0xDC	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRESL	ADRES3	ADRES2	ADRES1	ADRES0	--	--	--	--
Read/Write	R	R	R	R	--	--	--	--
reset Value	X	X	X	X	--	--	--	--

Bit7~Bit4 ADRES<3:0>: ADC result register bits.
Bits 3-0 of the 12-bit conversion result.

Bit3~Bit0 not used.

21.6.9 AD Data Register High bit ADRESH, ADFM=1 (right align)

0xDD	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRESH	--	--	--	--	ADRES11	ADRES10	ADRES9	ADRES8
Read/Write	--	--	--	--	R	R	R	R
reset Value	--	--	--	--	X	X	X	X

Bit7~Bit4 not used.

Bit3~Bit0 ADRES<11:8>: ADC result register bits.

The 11th to 8th bits of the 12-bit conversion result.

21.6.10 AD Data Register low bit ADRESL, ADFM = 1 (right align)

0xDC	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRESL	ADRES7	ADRES6	ADRES5	ADRES4	ADRES3	ADRES2	ADRES1	ADRES0
Read/Write	R	R	R	R	R	R	R	R
reset Value	X	X	X	X	X	X	X	X

Bit7~Bit0 ADRES<7:0>: ADC result register bits.

Bits 7-0 of the 12-bit conversion result.

21.6.11 AD comparator Data Register ADCMPH

0xD5	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCMPH	D11	D10	D9	D8	D7	D6	D5	D4
Read/Write	R/W							
reset Value	1	1	1	1	1	1	1	1

Bit7~Bit0 ADCMP<11:4>: upper 8 bits of ADC comparator data.

21.6.12 AD comparator Data Register ADCMPL

0xD4	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCMPPL	--	--	--	--	D3	D2	D1	D0
Read/Write	R/W							
reset Value	1	1	1	1	1	1	1	1

Bit7~Bit4 not used.

Bit3~Bit0 ADCMP<3:0>: lower 4 bits of ADC comparator data.

21.6.13 AD reference voltage control register

F692H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCLDO	LDOEN	VSEL1	VSEL0	--	--	--	--	--
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 LDOEN ADC_LDO is enabled;
 1= LDO is enabled, the reference voltage can only select the voltage corresponding to VSEL[1:0];
 0= LDO is disabled, the reference voltage is the chip voltage.
- Bit6~Bit5 VSEL<1:0>: ADC reference voltage selection bits;
 00= Reserved;
 01= 2.0V;
 10= 2.4V;
 11= 3.0V.
- Bit4~Bit0 -- Reserved, must be zero.

21.6.14 AD number of multiple conversion low 8 bit ADCCNTL

F550H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCCNTL	CNT7	CNT6	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0
Read/Write	R/W							
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 CNT<7:0> ADC number of multiple conversion accumulation low 8 bit.

21.6.15 AD number of multiple conversion high 8 bit ADCCNTH

F551H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCCNTH	--	--	--	--	CNT11	CNT10	CNT9	CNT8
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7~Bit4 -- reserved, must be 0.
- Bit3~Bit0 CNT<11:8> ADC number of multiple conversion accumulation high 4 bit.
 0x000/0x001= Accumulate 1 time conversion result;
 0x002= Accumulate 2 times conversion result;

- 0xFFFF= Accumulate 4095 times conversion result;

NOTE: When number of conversion is modified, it is suggested to turn off conversion accumulation enable function before the modification.

21.6.16 AD multiple conversion result low 8 bit ADCRES0

F552H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCRES0	RES7	RES6	RES5	RES4	RES3	RES2	RES1	RES0
Read/Write	R/W							
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 RES<7:0> multiple conversion result low 8 bit

21.6.17 AD multiple conversion result middle 8 bit ADCRES1

F553H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCRES1	RES15	RES14	RES13	RES12	RES11	RES10	RES9	RES8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 RES<15:8> multiple conversion result middle 8 bit

21.6.18 AD multiple conversion result high 8 bit ADCRES2

F554H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCRES2	RES23	RES22	RES21	RES20	RES19	RES18	RES17	RES16
Read/Write	R/W							
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 RES<23:16> multiple conversion result higher 8 bit

21.7 ADC Interrupt

The ADC module allows an interrupt to be generated after the completion of the analog-to-digital conversion. The ADC interrupt enable bit is the ADCIE bit in the EIE2 register, and the ADC interrupt flag bit is the ADCIF bit in the EIF2 register. The ADCIF bit must be cleared by software, and the ADCIF bit will be set to 1 after each conversion, regardless of whether ADC interrupts are allowed. The ADC interrupt enable and priority can be set by the following relevant register bits.

21.7.1 Interrupt mask register EIE2

0xAA	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIE2	SPIIE	I2CIE	WDTIE	ADCIE	PWMIE	--	ET4	ET3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- | | | |
|------|--------|--|
| Bit7 | SPIIE: | SPI interrupt enable bit; |
| | 1= | enable SPI interrupt; |
| | 0= | disable SPI interrupt. |
| Bit6 | I2CIE: | I ² C interrupt enable bit; |
| | 1= | Enable I ² C interrupt; |
| | 0= | Disable I ² C interrupt. |
| Bit5 | WDTIE: | WDT interrupt enable bit; |
| | 1= | Enable WDT overflow interrupt; |
| | 0= | Disable WDT overflow interrupt. |
| Bit4 | ADCIE: | ADC interrupt enable bit; |
| | 1= | enable ADC interrupt; |
| | 0= | disable ADC interrupt. |
| Bit3 | PWMIE: | PWM total interrupt enable bit; |
| | 1= | allow all PWM interrupts; |
| | 0= | disable all PWM interrupts. |
| Bit2 | -- | Reserved, must be zero. |
| Bit1 | ET4: | Timer4 interrupt enable bit; |
| | 1= | Enable Timer4 interrupt; |
| | 0= | Disable Timer4 interrupt. |
| Bit0 | ET3: | Timer3 interrupt enable bit; |
| | 1= | Enable Timer3 interrupt; |
| | 0= | Disable Timer3 interrupt. |

21.7.2 Interrupt Priority control register EIP2

0xBA	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIP2	PSPI	PI2C	PWDT	PADC	PPWM	--	PT4	PT3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 PSPI: SPI interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit6 PI2C: I²C interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit5 PWDT: WDT interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit4 PADC: ADC interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit3 PPWM: PWM interrupt priority control bit
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit2 -- Reserved, must be zero.
- Bit1 PT4: TIMER4 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.
- Bit0 PT3: TIMER3 interrupt priority control bit;
 1= set as high-level interrupt;
 0= set as low-level interrupt.

21.7.3 Peripheral Interrupt flag register EIF2


0xB2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EIF2	SPIIF	I2CIF	--	ADCIF	PWMIF	--	TF4	TF3
R/W	R	R	--	R/W	R	--	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

- Bit7 SPIIF: SPI general interrupt indicator bit, read-only;
 1= SPI generates an interrupt (this bit is automatically cleared after clearing the specific interrupt flag bit);
 0= SPI does not generate an interrupt.
- Bit6 I2CIF: I²C total interrupt indicator bit, read-only;
 1= I²C generates an interrupt (after clearing the specific interrupt flag bit, this bit is automatically cleared);
 0= I²C does not generate an interrupt.
- Bit5 -- Reserved, must be zero.
- Bit4 ADCIF: ADC interrupt flag bit;
 1= ADC conversion is completed and needs to be cleared by software;
 0= ADC conversion is not completed.
- Bit3 PWMIF: PWM general interrupt indicator bit, read-only;
 1= PWM generates an interrupt (this bit is automatically cleared after clearing the specific interrupt flag bit);
 0= PWM does not generate an interrupt.
- Bit2 -- Reserved, must be zero.
- Bit1 TF4: Timer4 timer overflow interrupt flag bit;
 1= Timer4 timer overflows, it is automatically cleared by hardware when entering the interrupt service routine, and can also be cleared by software;
 0= Timer4 timer has no overflow.
- Bit0 TF3: Timer3 timer overflow interrupt flag bit;
 1= Timer3 timer overflows, it is automatically cleared by hardware when entering the interrupt service routine, and can also be cleared by software;
 0= Timer3 timer has no overflow.

22. Flash memory

22.1 Overview

FLASH memory includes program memory (APROM)、non-volatile data memory (Data FLASH)、program memory (BOOT) . The maximum program memory space is 64KB, divided into 128 sectors, each sector contains 512B. The maximum data memory space is 4KB, divided into 8 sectors, each sector contains 512B. The maximum program memory space of Boot program memory is 16KB, divided into 32 sections, each section contains 512B. The FLASH storage allocation structure diagram is shown as below figure:



The FLASH memory can be accessed through the relevant special function register (SFR) to realize the IAP function. The SFR Registers used to access the FLASH space are as following:

- ◆ MLOCK
- ◆ MSTATUS
- ◆ MDATA
- ◆ MADRL
- ◆ MADRH
- ◆ PCRCDL
- ◆ PCRCDH
- ◆ MREGION
- ◆ MMODE

MLOCK register is used to enable memory operations, the MSTATUS register is used to indicate operation status of FLASH, as well as configuring the address been accessed. MDATA register forms a byte for storing 8-bit data to be read/written, and the MADRL/MADRH register Store the address of the accessed MDATA unit or the address of the CRC check. The PCRCDL/PCRCDH register is used to keep the running result of the program CRC, MREGION Register is used for storage sector selection,MMODE is used to select the operation mode of storage.

Through the memory module interface, the memory can be read/written/erased/CRC check. The memory allows byte reads and writes, and the write time is controlled by the on-chip timer. Before writing new data, make sure that the data in the address has been erased. The write and erase voltages are generated by an on-chip charge pump. The rated operating voltage of this charge pump is within the voltage range of the device for byte operations.

Flash memory erasing operation only supports sector erasing, not byte erasing. Before modifying the data of a certain address, it is recommended to save other data first, then erase the current sector, and finally write the data.

22.2 Related Register

22.2.1 FLASH protection lock Register MLOCK

0xFF	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
MLOCK	MLOCK7	MOCK6	MLOCK5	MLOCK4	MLOCK3	MLOCK2	MLOCK1	MLOCK0
ReadWrite	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 MLOCK<7:0>: Memory operation enable bit;
AAH= allow memory-related R/W/E/CRC operations;
55H= allow memory-related R/W/E/CRC operations, Also after writing MDATA, MADDR automatically increment by 1;
00H= forbidden memory-related R/W/E/CRC operations;
others = Forbidden

Instruction sequence required to modify MLOCK (none of any other instruction shall be inserted inbetween)

MOV	TA,#AAH
MOV	TA,#55H
MOV	MLOCK,#AAH

22.2.2 FLASH Status Register MSTATUS

0xFE	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
MSTATUS	MLOCKF	ERROR	CRCASEL	CRCCCLR	START	-	-	-
ReadWrite	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7 MLOCKF: Memory Operation Enable Status Flag bit (MLOCK enable set bit to 1, else is 0) ;
1= Enable, Can operation FLASH via register;
0= Disable, Can not operate FLASH.

Bit6 ERROR: Operation Error Flag bit (write 0 to clear) ;
1= Before Programming operation starts, if the data at programming address is not "FFH" (not erased), then the write operation will be aborted immediately.
0= --

Bit5 CRCASEL: CRC check end address selection bit:
1= Select End Address;
0= Select Start Address.

Bit4 CRCCCLR: CRC calculation result clear bit;
1= Clear CRC calculation result Register (This bit will be clear to 0 automatically by hardware) ;
0= --

Bit3 START: Operation start control bit;
1= Start memory R/W/E/CRC Check operation. (After operation completed, value will clear to 0 automatically by hardware) ;
0= write: stop or not to start memory R/W/E Check operation;
read: operation completed or operation not started.

Bit2 -- reserved, must be 0.

Bit1~Bit0 -- reserved, must be 0.

Note: The CRCASEL must be cleared after the CRC is finished.

22.2.3 FLASH Memory Data Register MDATA

0xFB	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
MDATA	MDATA7	MDATA6	MDATA5	MDATA4	MDATA3	MDATA2	MDATA1	MDATA0
Read/Write	R/W							
reset Value	X	X	X	X	X	X	X	X

Bit7~Bit0 MDATA<7:0>: Data to be read or written to the program memory.

22.2.4 FLASH memory address Register MADRL

0xFC	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
MADRL	MADRL7	MADRL6	MADRL5	MADRL4	MADRL3	MADRL2	MADRL1	MADRL0
Read/Write	R/W							
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 MADRL<7:0>: Specify the lower 8 bits of the address for memory read/write operations.

22.2.5 FLASH memory address Register MADRH

0xFD	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
MADRH	MADRH7	MADRH6	MADRH5	MADRH4	MADRH3	MADRH2	MADRH1	MADRH0
Read/Write	R/W							
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 MADRH<7:0>: Specify the upper 8 bits of the address for memory read/write operations.

22.2.6 Program CRC operation result Data Register Low 8 bit PCRCDL

F706H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCRCDL	PCRCDL<7:0>							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 PCRCDL<7:0> Program CRC operation result lower 8 bits data

22.2.7 Program CRC operation result Data Register High 8 bit PCRCDH

F707H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCRCDH	PCRCDH<15:8>							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
reset Value	0	0	0	0	0	0	0	0

Bit7~Bit0 PCRCDH<15:8> program CRC calculation result of the upper 8 bits of data

22.2.8 FLASH Memory Region control register MREGION

0xF9	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
MREGION	REGION7	REGION6	REGION5	REGION4	REGION3	REGION2	REGION1	REGION0
Read/Write	R/W							
reset Value	1	0	1	0	1	0	1	0

Bit7~Bit0 REGION<7:0> Flash Region Selection Bit
 55H= Select APROM region;
 AAH= Select DATA region;
 96H= Select BOOT region;
 Others= invalid, will exit from all the ongoing operations.

22.2.9 FLASH Memory mode control register MMODE

0xFA	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
MMODE	MODE7	MODE6	MODE5	MODE4	MODE3	MODE2	MODE1	MODE0
Read/Write	R/W							
reset Value	0	1	1	0	1	0	0	1

Bit7~Bit0 MODE<7:0> Flash Mode selection Bit
 55H= Erase operation;
 AAH= Write operation;
 69H= Read operation;
 96H= CRC Check;
 Others= invalid, will exit from all the ongoing operations.

22.3 Function Description

During read/write/erase operation of the FLASH memory, the CPU is in a suspended state, and when the operation is completed, the CPU continues to execute instructions.

NOTE: For FLASH read/write/erase/CRC check operation, it must be guaranteed that MLOCK,MREGION,MMODE are all with valid configuration before it starts operation. During Operation, if any of the registers among MLOCK,MREGION,MMODE becomes invalid, the operation will be disabled.

22.3.1 FLASH Read operation:

FLASH memory read operation steps as following:

- 1) Enable access memory Register:

TA = 0xAA;

TA = 0x55;

MLOCK=0xAA;

- 2) Configure memory address to be accessed:

Configure address through MADRL/MADRH.

- 3) Configure region of corresponding memory address to be accessed:

Configure Check region through MREGIONRegister

- 4) Configure read command:

MMODE=0x69.

- 5) Start Read operation:

MSTATUS[3] set to 1.

- 6) Wait for 6 NOP instructions, then check whether the read operation is completed.

Once read operation completed, MSTATUS[3] will be cleared to 0 by hardware

- 7) Read result

MDATA is used to store data from corresponding program address.

- 8) Disable memory access operation:

TA = 0xAA;

TA = 0x55;

MLOCK=0x00.

22.3.2 FLASH Write operation

FLASH Memory write operation steps as following:

- 1) Enable access memory Register:

TA = 0xAA;

TA = 0x55;

MLOCK=0xAA;

- 2) Configure memory address to be accessed:

Configure address through MADRL/MADRH

- 3) Configure data to be written:

MDATA is used to store data to be written.

- 4) Configure region of corresponding memory address to be accessed:

Configure Check region through MREGIONRegister

- 5) Configure write command:

MMODE=0xAA.

- 6) Start write operation:

Set MSTATUS[3] to 1.

- 7) Wait for 6 NOP instructions, then check whether the write operation is completed.

Once write operation completed, MSTATUS[3] will be cleared to 0 by hardware

- 8) Disable memory access operation:

TA = 0xAA;

TA = 0x55;

MLOCK=0x00.

FLASH Memory address incremental write operation steps as following:

- 1) Enable access memory Register:

TA = 0xAA;

TA = 0x55;

MLOCK=0x55;

- 2) Configure the first meory address to be accessed:

Configure address through MADRH/ MADRL (The sequence of writing Register shall be fixed).

- 3) Configure region of corresponding memory address to be accessed:

Configure Check region through MREGIONRegister

- 4) Configure write command:

MMODE=0xAA.

- 5) Configure data to be written:

MDATA is used to store data to be written.

- 6) Wait for 6 NOP instructions, then check whether the write operation is completed.

Once write operation completed, MSTATUS[3] will be cleared to 0 by hardware

- 7) Repeat STEP 5)、6), until all the data are written.

- 8) Disable memory access operation:

TA = 0xAA;

TA = 0x55;

MLOCK=0x00

Note: The sequence of steps 3), 4) and 5) cannot be changed.

22.3.3 FLASH Erase Operation

FLASH Memory Erase operation steps as following:

- 1) Enable access memory Register:

TA = 0xAA;

TA = 0x55;

MLOCK=0xAA;

- 2) Configure memory address to be erased:

Configure address through MADRL/MADRH

- 3) Configure region of corresponding memory address to be erased:

Configure Check region through MREGIONRegister

- 4) Configure Erase command:

MMODE=0x55.

- 5) Start Erase operation:

Set MSTATUS[3] to 1.

- 6) Wait for 6 NOP instructions, then check whether the erase operation is completed.

Once erase operation completed, MSTATUS[3] will be cleared to 0 by hardware

- 7) Disable memory access operation:

TA = 0xAA;

TA = 0x55;

MLOCK=0x00.

22.3.4 CRC Check

The program CRC check command is set by the register MMODE, the start address and the end address can be freely configured through the register MADRL/MADRH, and the result is stored in the register PCRCXL/PCRCXH. In the program space CRC check process, the CPU stops working and waits. The CPU continues running after the CRC calculation is completed. The CRC check is performed in byte mode, from the initial address to the end address. The CRC check operation steps are as follows:

- 1) Enable access memory Register:

TA = 0xAA;

TA = 0x55;

MLOCK=0xAA;

- 2) Clear previous Check result of program CRC:

PCRCXL=0x00;PCRCXH=0x00 (or through writing MSTATUS[4] to 1, clear PCRCXL/PCRCXH)

- 3) Set the start and end addresses of the program CRC check:

MSTATUS[5]=0, set the start address through MADRL/MADRH;

MSTATUS[5]=1, set the end address through MADRL/MADRH;

- 4) Select CRC Check Region:

Configure CRC Check Region through MREGIONRegister

- 5) Select CRC Check Command:

MMODE=0x96.

- 6) Start CRC Check:

Set MSTATUS[3] to 1.

- 7) Wait for 6 NOP instructions, then check whether the CRC check operation is completed.

Once CRC Check operation completed, MSTATUS[3] will be cleared to 0 by hardware

- 8) Read program CRC Check Result:

PCRCXL stores lower 8 bit of Program CRC calculation result;

PCRCXH stores higher 8 bit of Program CRC calculation result;

- 9) The CRC check end address selection bit is cleared to 0

MSTATUS[5] is cleared to 0 by software after the CRC check.

- 10) Disable memory access operation:

TA = 0xAA;

TA = 0x55;

MLOCK=0x00.

23. Unique ID (UID)

23.1 Overview

Each chip has a different 96-bit unique identification number, that is, unique identification. It has been set during manufacture process and cannot be modified by the user.

23.2 UID Register Description

UID0

F5E0H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UID0	UID7	UID6	UID5	UID4	UID3	UID2	UID1	UID0
R/W	R	R	R	R	R	R	R	R
reset Value	X	X	X	X	X	X	X	X

Bit7~Bit0

UID<7:0>

UID1

F5E1H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UID1	UID15	UID14	UID13	UID12	UID11	UID10	UID9	UID8
R/W	R	R	R	R	R	R	R	R
reset Value	X	X	X	X	X	X	X	X

Bit7~Bit0

UID<15:8>

UID2

F5E2H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UID2	UID23	UID22	UID21	UID20	UID19	UID18	UID17	UID16
R/W	R	R	R	R	R	R	R	R
reset Value	X	X	X	X	X	X	X	X

Bit7~Bit0

UID<23:16>

UID3

F5E3H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UID3	UID31	UID30	UID29	UID28	UID27	UID26	UID25	UID24
R/W	R	R	R	R	R	R	R	R
reset Value	X	X	X	X	X	X	X	X

Bit7~Bit0

UID<31:24>

UID4

F5E4H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UID4	UID39	UID38	UID37	UID36	UID35	UID34	UID33	UID32
R/W	R	R	R	R	R	R	R	R
reset Value	X	X	X	X	X	X	X	X

Bit7~Bit0 UID<39:32>

UID5

F5E5H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UID5	UID47	UID46	UID45	UID44	UID43	UID42	UID41	UID40
R/W	R	R	R	R	R	R	R	R
reset Value	X	X	X	X	X	X	X	X

Bit7~Bit0 UID<47:40>

UID6

F5E6H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UID6	UID55	UID54	UID53	UID52	UID51	UID50	UID49	UID48
R/W	R	R	R	R	R	R	R	R
reset Value	X	X	X	X	X	X	X	X

Bit7~Bit0 UID<55:48>

UID7

F5E7H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UID7	UID63	UID62	UID61	UID60	UID59	UID58	UID57	UID56
R/W	R	R	R	R	R	R	R	R
reset Value	X	X	X	X	X	X	X	X

Bit7~Bit0 UID<63:56>

UID8

F5E8H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UID8	UID71	UID70	UID69	UID68	UID67	UID66	UID65	UID64
R/W	R	R	R	R	R	R	R	R
reset Value	X	X	X	X	X	X	X	X

Bit7~Bit0 UID<71:64>

UID9

F5E9H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UID9	UID79	UID78	UID77	UID76	UID75	UID74	UID73	UID72
R/W	R	R	R	R	R	R	R	R
reset Value	X	X	X	X	X	X	X	X

Bit7~Bit0 UID<79:72>

UID10 (0xF5EA)

F5EAH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UID10	UID87	UID86	UID85	UID84	UID83	UID82	UID81	UID80
R/W	R	R	R	R	R	R	R	R
reset Value	X	X	X	X	X	X	X	X

Bit7~Bit0 UID<87:80>

UID11

F5EBH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UID11	UID95	UID94	UID93	UID92	UID91	UID90	UID89	UID88
R/W	R	R	R	R	R	R	R	R
reset Value	X	X	X	X	X	X	X	X

Bit7~Bit0 UID<95:88>

24. User Configuration

The system configuration register (CONFIG) is the FLASH option of the MCU's initial conditions, and the program cannot access and operate it. It contains the following:

1. WDT (watchdog working mode selection)
 - ENABLE forces to open WDT
 - SOFTWARE CONTROL (default) WDT working mode is controlled by the WDTRE bit of the WDCON register
2. PROTECT
 - ENABLE FLASH code encryption, the read code is 00H. And it is forbidden to enter debugging mode.
 - DISABLE (default) FLASH code is not encrypted
3. FLASH_DATA_PROTECT
 - DISABLE FLASH data area is not encrypted
 - ENABLE (default) FLASH data area is encrypted, after encryption, the value read by the programming emulator is 00H
4. LVR (low voltage reset)
 - 1.8V (default)
 - 2.5V
 - 2.0V
 - 3.5V
5. DEBUG (debug mode)
 - ◆ DISABLE (default) debug mode is disabled, DSCK1/2, DSDA pins are used as normal IO ports
 - ◆ ENABLE debug mode is enabled , DSCK1/2 , DSDA pins are configured as debug ports, and the pins correspond Other functions are disabled.
6. DEBUG_SEL (Debug IO Selection)
 - ◆ DSCK1/DSDA (Default) P21/P35
 - ◆ DSCK2/DSDA P25/P35
7. OSC (oscillation mode)
 - ◆ HSI (default) 48MHz
 - ◆ HSE
 - ◆ LSE(32.768KHz)
 - ◆ LSI(125KHz) 125KHz
8. HSE/LSE_SEL (Crystal oscillator port selection)
 - ◆ OSCIN1/OSCOUT1 AS HSE P22/P23
 - ◆ OSCIN1/OSCOUT1 AS LSE P22/P23
 - ◆ OSCIN2/OSCOUT2 AS HSE (Default) P31/P32
 - ◆ OSCIN2/OSCOUT2 AS LSE P31/P32
9. SYS_PRESCALE (system clock prescaler selection)
 - ◆ Fosc/1 (Default)
 - ◆ Fosc/2
 - ◆ Fosc/4
 - ◆ Fosc/8

10. HSI_FS (internal RC oscillator frequency division selection)

- ◆ F_{HSI}/1 48MHz
- ◆ F_{HSI}/2 24MHz
- ◆ F_{HSI}/3 16MHz
- ◆ F_{HSI}/6 (Default) 8MHz

11. EXT_RESET (external reset configuration)

- ◆ DISABLE (Default) external reset disable
- ◆ ENABLE external reset enable
- ◆ ENABLE(OPEN PULLUP) external reset enable and open the reset port internal pull-up Resistor

12. EXT_RESETSEL (external reset port selection)

- | | | | |
|-------|-------|-------|-------|
| ◆ P00 | ◆ P10 | ◆ P20 | ◆ P30 |
| ◆ P01 | ◆ P11 | ◆ P21 | ◆ P31 |
| ◆ P02 | ◆ P12 | ◆ P22 | ◆ P32 |
| ◆ P03 | ◆ P13 | ◆ P23 | ◆ P33 |
| ◆ P04 | ◆ P14 | ◆ P24 | ◆ P34 |
| ◆ P05 | ◆ P15 | ◆ P25 | ◆ P35 |
| ◆ - | ◆ P16 | ◆ P26 | ◆ P36 |
| ◆ - | ◆ P17 | ◆ P27 | ◆ P37 |

13. WAKE UP_WAIT TIME (The default time for wake-up from sleep and wait for oscillator to stabilize is 1.0s)

- ◆ 50us ◆ 5ms
- ◆ 100us ◆ 10ms
- ◆ 500us ◆ 500ms
- ◆ 1ms ◆ 1.0s (默认)

14. CPU_WAITCLOCK (memory wait clock selection)

- ◆ 1*System Clock (1T) (Default)
- ◆ 2*System Clock (2T)
- ◆ 3*System Clock (3T)
- ◆ 4*System Clock (4T)
- ◆ 5*System Clock (5T)
- ◆ 6*System Clock (6T)
- ◆ 7*System Clock (7T)
- ◆ 8*System Clock (8T)

15. WRITE_PROTECT Program partition protection (protectable areas, all default areas are not Protected)

- | | |
|--|---------------------------------------|
| 0000H-0FFFH (Protected / Not protected) | 8000H-8FFFH (Protected/Not protected) |
| 1000H-1FFFH (Protected / Not protected) | 9000H-9FFFH (Protected/Not protected) |
| 2000H-2FFFH (Protected / Not protected) | A000H-AFFFH (Protected/Not protected) |
| 3000H-3FFFH (Protected / Not protected) | B000H-BFFFH (Protected/Not protected) |
| 4000H-4FFFH (Protected / Not protected) | C000H-CFFFH (Protected/Not protected) |
| 5000H-5FFFH (Protected / Not protected) | D000H-DFFFH (Protected/Not protected) |
| 6000H-6FFFH (Protected / Not protected) | E000H-EFFFH (Protected/Not protected) |
| 7000H-7FFFH (Protected / Not protected) | F000H-FFFFH (Protected/Not protected) |

16. BOOT (BOOT space selection)

- BOOT_DIS (default) BOOT area disabled
- BOOT_2K BOOT area space is 2K
- BOOT_4K BOOT area space is 4K
- BOOT_8K BOOT area space is 8K
- BOOT_16K BOOT area space is 16K

NOTE:

- 1) The machine cycle is related to the memory wait clock selection (CPU_WAITCLOCK): machine cycle= $T_{sys}/CPU_WAITCLOCK$.
- 2) When the oscillation mode is selected as HSI, the internal RC oscillator frequency is selected as FHSI/1, and the system clock prescaler is selected as FOSC/1, and all three conditions are met, if the memory waiting clock is selected as 1*System Clock(1T) or 2*System Clock(2T), then the actual memory waiting clock is selected as 3T, and the machine cycle= $T_{sys}/3$.
- 3) When the oscillation mode is selected as HSI, the internal RC oscillator frequency is selected as FHSI/1, and the system clock prescaler is selected as FOSC/2, and all three conditions are met, if the memory waiting clock is selected as 1*System Clock (1T), the actual memory waiting clock is selected as 2T, and the machine cycle= $T_{sys}/2$.
- 4) When the oscillation mode is selected as HSI, the internal RC oscillator frequency is selected as FHSI/2, and the system clock prescaler is selected as FOSC/1, and all three conditions are met, if the memory waiting clock is selected as 1*System Clock (1T), the actual memory waiting clock is selected as 2T, and the machine cycle= $T_{sys}/2$.


25. Online programming and debugging

25.1 Online programming mode

The chip can be serially programmed in the final application circuit. Programming can be done simply through the following 4 wires:

- power line,
- ground line,
- data line,
- clock line,

In-line serial programming allows users to use unprogrammed devices to manufacture circuit boards and program the chip only before the product is delivered, so that the latest version of firmware or customized firmware can be programmed into the chip. A typical online serial programming connection method is shown in the figure below:



In the above figure, R1 and R2 are electrical isolation devices, which are often replaced by resistors. The resistance values are as follows: $R1 \geq 4.7K$, $R2 \geq 4.7K$.

Note that during programming and debugging, DSDA is forbidden to connect a pull-down resistor. If the actual circuit requires a pull-down resistor, it is recommended to use a jumper structure to disconnect the pull-down resistor during programming/debugging, and then connect the pull-down resistor after completion.

25.2 Online debugging mode

The chip supports 2-wire (DSCK, DSDA) online debugging function. If you use the online debugging function, you need to set DEBUG in the system configuration register to ENABLE. When using debug mode, you need to pay attention to the following points:

- ◆ In debugging state, the DSCK and DSDA ports are dedicated debugging ports, and their GPIO and multiplexing functions cannot be realized.
- ◆ When entering the sleep mode/idle mode in the debug state, the system power supply and oscillator will not stop working, and the sleep wake-up function can be simulated in this state. If you need to pay attention to power consumption, it is recommended to turn off the debugging function before testing the actual sleep current of the chip.
- ◆ Pause in the debug state, other functional peripherals continue to run, WDT, Timer0/1/2/3/4 counters will stop. But if Timer1/4 is used as the baud rate generator of UART0/1, Timer1/4 will continue to run in the pause state. Peripherals that continue to run in the paused state may generate interrupts, so be careful when debugging.
- ◆ In debugging mode, it is not recommended to use WDT/WWDT reset and software reset function, because chip and debugger might lose connection while resetting.

26. Instruction Description

There are 5 types of assembly instructions: arithmetic operations, logic operations, data transfer operations, Boolean operations, and program branch instructions, all of which are compatible with the standard 8051.

26.1 Symbol description

Symbol	description
Rn	working register R0-R7
Direct	internal data memory RAM unit address (00H-FFH) or special function register SFR address
@Ri	indirect addressing register (@R0 or @R1)
#data	8-bit binary constant
#data16	16-bit binary constant in the instruction
Bit	address in internal data memory RAM or special function register SFR
Addr16	16-bit address, address range 0-64KB address space
Addr11	11-bit address, address range 0-2KB address space
Rel	relative address
A	accumulator

26.2 Instruction List

mnemonic	description
operation type	
ADD A,Rn	Accumulator plus register
ADD A,direct	Accumulator plus direct addressing unit
ADD A,@Ri	Accumulator plus indirect addressing RAM
ADD A,#data	Accumulator plus immediate
ADDC A,Rn	Accumulator plus register and carry flag
ADDC A,direct	Accumulator plus direct addressing unit and carry flag
ADDC A,@Ri	Accumulator plus indirect addressing RAM and carry flag
ADDC A,#data	Accumulator plus immediate value and carry flag
SUBB A,Rn	Accumulator minus register and carry flag
SUBB A,direct	Accumulator minus direct addressing unit and carry flag
SUBB A,@Ri	Accumulator minus indirect addressing RAM and carry flag
SUBB A,#data	Accumulator minus immediate value and carry flag
INC A	Accumulator plus 1
INC Rn	Register plus 1
INC direct	Direct addressing unit plus 1
INC @Ri	Indirect addressing RAM plus 1
INC DPTR	Data pointer plus 1
DEC A	Accumulator minus 1
DEC Rn	Register minus 1
DEC direct	Direct addressing unit minus 1
DEC @Ri	Indirect addressing RAM minus 1
MUL A,B	Accumulator multiply register B
DIV A,B	Accumulator divided by register B
DA A	Decimal adjustment
logic operation class	
ANL A,Rn	Accumulators and registers
ANL A,direct	Accumulator and Direct Addressing Unit
ANL A,@Ri	Accumulator and indirect addressing RAM
ANL A,#data	Accumulator and immediate data
ANL direct,A	Direct addressing unit and accumulator
ANL direct,#data	Direct addressing unit and immediate data
ORL A,Rn	Accumulator or register
ORL A, direct	Accumulator or direct addressing unit
ORL A,@Ri	Accumulator or indirect addressing RAM
ORL A, #data	Accumulator or immediate
ORL direct,A	Direct addressing unit or accumulator
ORL direct,#data	Direct addressing unit or immediate data
XRL A,Rn	Accumulator XOR Register
XRL A,direct	Accumulator XOR Direct Addressing Unit
XRL A,@Ri	Accumulator XOR indirect addressing RAM
XRL A,#data	Accumulator XOR immediate
XRL direct,A	Direct addressing unit exclusive OR accumulator
XRL direct,#data	XOR immediate data of direct addressing unit
CLR A	Accumulator is cleared to 0
CPL A	Inverted accumulator

mnemonic	description
RL A	Accumulator rotate left
RLC A	Accumulator with carry flag to rotate left
RR A	Accumulator rotate right
RRC A	Accumulator with carry flag right cyclic shift
SWAP A	Swap the high 4 bits and low 4 bits of the accumulator
data transmission type	
MOV A,Rn	Register transfer to accumulator
MOV A,direct	Direct addressing unit transfer to accumulator
MOV A,@Ri	Indirect addressing RAM to accumulator
MOV A,#data	Immediately send accumulator
MOV Rn,A	Accumulator send register
MOV Rn,direct	Direct addressing unit to register
MOV Rn,#data	Immediate data transfer register
MOV direct,A	The accumulator sends the direct addressing unit
MOV direct,Rn	Direct addressing unit
MOV direct1,direct2	Direct address unit transfer to direct address unit
MOV direct,@Ri	Indirect addressing RAM to direct addressing unit
MOV direct,#data	Immediate data direct addressing unit
MOV @Ri,A	The accumulator sends indirect addressing RAM
MOV @Ri,direct	Direct addressing unit to indirect addressing RAM
MOV @Ri,#data	Immediate data transmission and indirect addressing RAM
MOV DPTR,#data16	16-bit immediate data to send data pointer
MOVC A,@A+DPTR	The look-up table data is sent to the accumulator (DPTR is the base address)
MOVC A,@A+PC	Look-up table data sent to accumulator (PC is the base address)
MOVX A,@Ri	External RAM unit to accumulator (8-bit address)
MOVX A,@DPTR	External RAM unit to accumulator (16-bit address)
MOVX @Ri,A	The accumulator sends the external RAM unit (8-bit address)
MOVX @DPTR,A	The accumulator sends the external RAM unit (16-bit address)
PUSH direct	The direct addressing unit is pushed onto the top of the stack
POP direct	Direct addressing unit popped from the top of the stack
XCH A,Rn	Accumulator and register swap
XCH A, direct	Accumulator and direct addressing unit RAM swap
XCH A,@Ri	Accumulator and indirect addressing unit RAM swap
XCHD A,@Ri	The accumulator and the indirect addressing unit RAM swap the lower 4 bits
Boolean operation type	
CLR C	C clear
CLR bit	Direct addressing bit is cleared
SETB C	C set
SETB bit	Direct addressing bit
CPL C	C negate
CPL bit	Direct addressing bit inversion
ANL C,bit	C logic and direct addressing bit
ANL C,/bit	The inverse of C logic and direct addressing bits
ORL C,bit	C logic or direct addressing bit
ORL C,/bit	The inverse of C logic or direct addressing bit
MOV C,bit	Direct addressing bit to C
MOV bit,C	C send direct addressing bit
Program jump class	

mnemonic	description
ACALL addr11	Absolute call within 2K address range
LCALL addr16	Long call in 64K address range
RET	Subroutine return
RETI	Interrupt return
AJMP addr11	Absolute transfer within 2K address range
LJMP addr16	Long transfer within 64K address range
SJMP rel	Relatively short transfer
JMP @A+DPTR	Relatively long transfer
JZ rel	Accumulator is 0 transfer
JNZ rel	The accumulator is not 0 transfer
JC rel	C is 1 transfer
JNC rel	C is 0 transfer
JB bit,rel	Direct addressing bit is 1 transfer
JNB bit,rel	Direct addressing bit is 0 transfer
JBC bit,rel	The direct addressing bit is transferred by 1, and the bit is cleared
CJNE A,direct,rel	Accumulator and direct addressing unit unequal transfer
CJNE A,#data,rel	Accumulator and immediate data unequal transfer
CJNE Rn,#data,rel	Unequal transfer between register and immediate
CJNE @Ri,#data,rel	Indirect addressing unit RAM and immediate data unequal transfer
DJNZ Rn,rel	Register minus 1 is not transferred to 0
DJNZ direct,rel	Direct addressing unit minus 1 is not transferred to 0
NOP	Null instruction

read-modify-write instruction (Read-Modify-Write)

ANL	Logic (ANL direct, A and ANL direct, #data)
ORL	Logical OR (ORL direct, A and ORL direct, #data)
XRL	Logical XOR (XRL direct, A and XRL direct, #data)
JBC	The direct address bit is transferred by 1, and the bit is cleared (JBC bit, rel)
CPL	Invert (CPL bit)
INC	Plus 1 (INC direct)
DEC	Subtract 1. (DEC direct)
DJNZ	Subtract 1 and not transfer to 0 (DJNZ direct, rel)
MOV bit,C	C send direct addressing bit
CLR bit	Clear Direct addressing bit
SETB bit	Set Direct addressing bit

27. Version revision description

Revision	Date	Modify content
V1.00	Feb 2021	initial version
V1.01	Aug 2021	Revise some description of Registers
V1.05	Feb 2023	<ol style="list-style-type: none">1) Adjust some registers and their function descriptions, adjust I2C registers and clock related descriptions, delete system clock monitoring (SCM) related descriptions, delete FLASH status register MSSTATUS [1:0] related descriptions2) Modify the description of port reuse function3) Adjust part of register description and ADC conversion clock description4) 3.1 Power-on reset: add the relation table between reset flag and reset signal5) 21.2.4 Conversion clock: example of adding ADC clock
V1.0.6	July 2023	<ol style="list-style-type: none">1) Added some remarks to section 22.2.22) Added the step "Clear the CRC end address select bit" to the function description in section 22.3.4